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· __ The never ending struggle to transmit and receive data at ever increasing data rates ·has pushed , 
computing and communications systems to strive for very ·· high speed circuits capable of 
handling several Gigabit per second (Gbit/s) streams of data. Two circuits which have quickly 
1
' become the work horse in todays high speed transmission market place are the Bit Interleaving 
Time Division Multiplexer and the Time Division Demultiplexer. The Multiplexer 
synchronously combines two or more channels of data into a single high speed data bit stream 
prior to a transmitter, and th~n after a receiver, the Demultiplexer reduces the serial stream 
back into its original component data channels. Various logic. architectures have been used to 
-· implement the design of these two circuits. A vast majority of these designs are presently 
fabricated in the Gallium Arsenide Technology because of its high electron mobility compound _ 
• 
-- semiconductor wafer and low parasitic resistances and capacitances. Lately, advances in high 
speed bipolar silicon transistors have been focusing on-·--reduced device parasitics by using 
silicon dioxide sidewalls and highly doped polycrystalline silicon for the fonnation of· self-. 
aligned emitter and base regions, as well as low capacitance resistors. 
This paper describes the design and layout of an 8-channel-to-1 channel Bit Interleaving Time 
Division Multiplexer and a 1-channel-to-8 channel Time Division Demultiplexer. 1bese 
circuits are targeted for the recently developed "Bipolar Enhanced Self-aligned Technology" 
(BEST-1) which effectively minimizes device parasitics by producing a nonoverlapping self-
aligned transistor with a cutoff-frequency of 12GHz for the minimum npn transistor. Computer 
simulations using ADVICE, (a SPICE-like circuit simulation tool) demonstrates typical 
operation above 3 Gbit/s for both circuits. Both the Multiplexer and Demultiplexer have 
compatible input and output Emitter Coupled Logic (ECL) levels and make use of an internal 
400 millivolt differential ECL logic swing. These LSI circuits are slight modifications of a 
ripple counter controlled architecture presented by M. Ida, et al. for Nippon Telephone and 
Telegraph in August of 1989.1 The two circuits which are laid out on a single die using a Cell 
based semi-custom approach are packaged in a 68 lead high speed multilayer ceramic TriQuint 
package with 50'2 controlled impedance transmission lines from the chip bond pads to the 
package leads. The typical power dissipation for the die is 1.44W with the Multiplexer using 










Over the past few years, the world has been pushing the speeds at which data can be 
transmitted and received from rates of tens of Megabits/second (Mbits/s) to several 
Gigabits/second (Gbits/s). Almost daily, advancements_ in fiber optic computing and 
communications are surfacing which place aggressive requirements on circuit designers for the 
--.... 
' 
development of high speed circuits which can successfully' transfer and receive data at these 
rates. For the past few years, the most efficient solution has been provided by the Bit 
Interleaving Time Division Multiplexer and the Time Division Demultiplexer. The Multiplexer 
combines two or more low frequency parallel data channels into a single high freque~cy serial 




























Figure #1. Fiber Optic application. 
delivered to a high speed laser driver which controls a photo diode. This diode transmits the 
~ 
data by way of light pulses along a fiber optic cable to a second photo sensitive diode at the 
2 
receiver. This diode transfonns the optical data into current pulses which are directed into a 
Burst Mode Amplifier. The amplifier converts th~ current pulses into voltage and directs the 
data into a Decision . Circuit which amplifies the data prior to the final Time Division 
Demultiplexing stage. This final stage accepts the. reconstructed data bit stream from the 
decision circuit and reduces this serial stream into the original component data channels that 
were input to the multiplexer prior to transmission. 
An example of a Bit Interleaving data stream produced by the Time Division multiplexer is of 
two nibbles of shown in figure #2. Analysis of this wavefom shows a continuous stream 
I/ 
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Fi~re #2. Bit Interleaving Data Stream 
infonnation. Note,· that each nibble within the serial data stream consists of an ascending order 
of data bits A. through D, captured in parallel from the data channels A through D during each 
cycle of the frame clock. Also note that the beginning of every new nibble of infonnation is 
distinguished by a rising ectge of the frame clock. 
3 
Since the early 1980's, the majority of these high speed_ data circuits have been fabricated in 
the Galli11m Arsenide (GaAs) Technology. This technology is fabricated upon a compound 
semiconductor wafer, w~ch is comprised ·of a Gallium. and an Arsenic interpenetrating fac
e 
centered cubic sub-lattice. 2 The combination of these elements results in a high electro
n 
mobility semiconductor on which can be built devices with low parasitics and fast frequenc
y 
response. However, this perfonnance is costly as a result of the processing difficulties whic
h 
exist with surf ace oxidation, evaporation and etching. 
The fabrication of integrated circuits is based on the ability- of selectively introducing variou
s 
dopants into a wafer at specific locations and times. Much of this is controlled by repeatin
g 
the following sequence of events. First, a thick oxide is grown over the entire face of the 
wafer. Secondly, a photosensitive chemical (called photoresist) is applied to the surface of the 
wafer followed by a masking process th~t defines regions on the wafer that will be exposed 
to 
ultraviolet light Thirdly, the photoresist is developed after the exposure, creating a patte
rn 
which protects certain regions of oxide while. leaving others unprotected. Finally, th
e 
unprotected oxide regions are removed with a chemical etch. This exposes certain parts of th
e 
" 
wafer surface in order that dopant atoms can be introduced to the wafer with subseque
nt 
.. 
• -· •• • 
Q 
implantations or high temperature diffusions.· ·The · key· to the above sequence is the .. iµiti
al .· 
growth of the field oxide which seives as the basis for the remaining steps. Unfortunately, the 
growth of an oxide on a GaAs wafer is difficult since Gallium and Arsenic have different 
.. oxidation rates. This allows for the potential of de~~loping a metallic phase between
 the 
interface of the GaAs wafer and the grown oxide, which electrically connects all active device
s 
on the wafer surface. Unifonn surface etching is a second processing_. difficulty with GaA
s 
wafers. The Arsenic atoms along the Arsenic face of the sub-lattice have two free electron
s, 
while the Gallium atoms along the Gallium face do not have any free electrons. Therefore, th
e 
Arsenic face of the crystal tends to be more electrically active than the Gallium face causing i
t 
to have faster etch rates and produce a smoother surface over the Gallium face. Uniform
 
',\ ~ 
1 surface evaporation is a third processing difficulty which exists with GaAs wafer processing .. 
This occurs at temperatures below 770 degrees C · when the Arsenic evaporates more rapidly 
from the Arsenic face than the Gallium does from_ the face of its sub-lattice. This creates · an
 
imbalance at the wafer surface between the number of Arsenic and Gallium atoms which
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Silicon Technologies, on the other hand, do not h~ve these complicated processing difficulties 
because the fabrication process occurs upon a single elemental semiconductor wafer. . The 
silicon atom oxidize~ very readily fonning a native silicon dioxide which seives well as a '{/ 
protective barrier throughout processing. Furthennore, unifonnity with etches and surface 
evaporations is easily maintained because of the single semiconductor atom instead of two as 
with a GaAs wafer. Although silicon's field mobility is not as high as GaAs, recent advances 
~ 
in photoresist with sub 1.5 micron pattern definition using Reticles and ,step-and-Repeat 
sequences, along with reduced device parasitics and nonoverlapping structures have been 
realized to improve the frequency response of circuits designed in silicon. 
Toe majority of integrated circuits fabricated on silicon wafers are designed in the 
. Complementary Metal-Oxide-Semiconductor (CMOS) Technology which consists of an n-
channel and a p-channel metal oxide seini~nductor transistor. This technology is known for 
its ability to handle large gate count circuits as a result of the size of the minimwn transistor 
and the low power dissipation required per gate. However, the frequency perfonnance and 
Q 
ability of these transistors to drive high capacitance signal lines strongly depends upon the 
photolithographic process as can be seen in the analysis of the following equations which deal 
with the transconductance, Km and drain current, /0 for a MOS device:
3 
. where, K = ~ £oz , Vas is the gate to source voltage, V, is the threshold voltage, and Vos is 
tox 
the drain to source voltage. Note, that in order to achieve a large transconductance for high 
frequency response, and a large drain current sourcing transistor for high capacitance line 
driving, the transistors will have to have a large width, W, and a small channel length, L, 
between the source and drain regions in order that the aspect ratio f is large. This explains 
the importance of scaling the MOS transistor to define finer and finer line widths processes for 
,,-
the improvement of this device. To date, processes are available which have scaled the . . 
transistor channel widths to achieve reproducible 0.9µm results. In tum, the application of 




155 Megahertz (MHz). Many IC Houses have been struggling to improve the frequency 
perfonnance of these transistors to reach circuit operations up to 300MHz. This requires,. fi
ner 
., 
line widths, down to the 0.5-0.6µ channel width capabilities, which .rely on electron be
am 
machines for the direct writing of the masking information onto the wafers. Although, th
ere 
are presently very few reliable circuits in the market place that operate at these speeds, the r
ate 
~t which processing development has progressed in the past few years suggests that devices
 in 
this speed range are not far away. 
The Bipolar transistor, which is also fabricated in the Silicon Technology, produces hig
her 
frequency response and line driving capabilities over the MOS transistor. This transistor
 is 
larger and· requires more power, but its transconductance and current supplying perfonnance 
are 




g,,. = q kT 
' qVss 
le= ls e kT 
n 
where, ls = qAD";, and A is the emitter area, D" is the diffusion constant for electrons, npo 
is the equilibrium concentration of electrons in the base, and WB is the electrical base wid
th. 
Note, that these equations demonstrate that the· transconductance, g,,. of the bipolar transis
tor 
depends linearly upon the collector biasing current, while the line driving collector current
 le 
depends inversely upon the base width of the transistor. Therefore, upon scaling the bipo
lar 
transistor using shallower junctions, the electrical base width reduces which increases the / s for 
the transistor and the collector current. In tum, this improves the transconductance, and 
the 
' 
overall cut-off frequency of the device. Therefore, the control of junction depths is very 
important to achieving a high perfonnance transistor, instead of the photolithographic proce
ss 
which limits the MOS transistor. Over the past few years, many IC houses have be
en 
successfully controlling junction depths· through ion implantation. This along with 
,advancements with silicon dioxide walling of the base region (for reduced junction 
capacitances) and dual contacts to the base region (for reduced extrinsic base resistance) have 




up to the 500 to 600 Megahertz range. 4 
Although this performance is a vast improvement over the MOS transistor, it is still 
not 
capable of handling the Gbit/s data rates required by the Bit Interleaving Time Divisi
on 
Multiplexer and Time ~vision Demultiplexer which can be supplied by the GaAs transist
or. 
In order to achieve these s~s, further improvements are necessary with the processing of t
he 
\ 
bipolar transistor to achiever smaller electrical }?ase widths and additional reductions with 
parasitic resistances and capacitances. One approach two achieve these results is to adopt
 a 
dual "Polysilicon Self-Aligned process in which both the emi~r and active base regions of the 
bipolar transistor are fonned in a single mask step, and ~ontact to the base is made via a doped 
polysilicon layer which extends over the surface of the wafer. "
4 A fonn of this was recently 
developed by AT&T Microelectronics in COnjunction with AT&T Bell laboratories in Holmdel, 
New Jersey called "BEST-I" (Bipolar Enhanced Self-aligned Technology). 5 In addition to 
using the highly doped polycrystalline silicon for the fonnation of the self-aligned emitter a
nd 
base regions, this polycrystalline silicon is also used in the formation of low capacitan
ce 
resistors. Furthermore, this process effectively achieves a very small base width 
by 
incorporating an oxide spacer which confines the emitter base junction and subsequent 
transistor action vertically under the emitter. FurthelDlore, this oxide spacer helps to create t
he 
nonoverlapping_ structure which results in reduced device parasitics. 'The Technology mak
es 
use of 1.Sµm design rules to produce the minimum transistor which has a typical cut-
off 
frequency, / 7 , of 12GHz. 
Although the work in this paper will be targeted ·for this process, an even better technology 
with high drive capability and low power dissipation is available in silicon by incorporati
ng 
. both the MOS and Bipolar transistors onto the same circuit. This Technology is known
 as 
BICMOS and is presently scheduled for "BEST-2". This takes the best of both worlds 
by 
using the low . power MOS transistor to perfonn the internal logic, and using the bipo
lar 
transistor to effectively drive the high capacitance signal lines. However, since this process i
s 
not available at this time, the design of the Time Division Multiplexer and Demultiplexer w
ill 
targeted for "BEST-I." 
The onset of "BEST-I" comes at a time when many high speed system designers are beginning 





difficulties in the manufacturability of GaAs circuits have many Semiconductor ho
uses 
beginning to question the capital development expenditures, especially with comparable sil
icon 
p~sses like BEST-I which can handle the Gallium Arsenide circuit speeds.) Therefore, 
system designers are beginning to search for second source designs · of Tune Divi
sion 
' 
Multiplexer and Demultiplexer circuits fabricated in viable processes. Specifically, 
the 
designers are interested in 2.5Gbit/s operation since many of the present day fiber op
tic 
communication systems operate at 2.5GHz internal clock speeds. The system chan
nel 
capability at present varies between 8-to-1 channel and 16-to-l channel Multiplexer 
and 
Demultiplexer applications. (This is a direct result of the present frequency capability of MOS 
circuits.) Those system designers who are counting on the future availability of reliable 
300MHz MOS logic circuits, require the capability of combining and separating eight_ 300M
Hz 
data channels to achieve the 2.5Gbit/s data bit rates. On. the other hand, the conservat
ive 
system designers choose to rely on the present day 155MHz MOS logic circuits, and hav
e a 
need for combining and separating sixteen 155MHz data channels to achieve the 2.5Gbit/s d
ata 
bit streams. Independent of the channel requirements, there are presently three major Bit 
Interleaving Time Division Multiplexers and two major Time Division Demultiplexer 
architectures in the market place. 
The first Multiplexer and Demultiplexer architectures are similarly controlled by a shift reg
ister 
0 





shift register controlled by a high speed clock and a divide by "N' version of the. high' speed 
clock. With the first rising edge of the divide by "N" clock, the data from the "N" 
data 
channels is parallel · loaded into the shift register. Then, with every subsequent high sp
eed 
clock edge the data is serially shifted through the register to an output buffer where it is fin
ally 
transmitted to the Demultiplexer. The Demultiplexer operates opposite to the multiplexe
r by 
serially loading the incoming data into an "N" bit shift register. Once "N" bits of data are 
loaded into the register, the divide by "N" counter raises a data ready flag, and the data
 is 
..• 
parallel unloaded from the register onto data channels, recreating the original component 
data 
channels. 
The second Multiplexer architecture involves the retiming of the multiplexed data prio
r to 
transmission. This is done with a Johnsoq. Counter, Data latch, Shift register, asynchron
ous 







frequency of the incoming clock by the "N" n11mber of channel inputs that are 
going to be 
multiplexed. This clock frequency is then used to drive an "N'' bit data latch wh
ich captures 








logically "ANDing" the first and second stages of the Jhbnson counter. This results in a 
narrow pulse which is input to an "N" bit shift register, which shifts the pulse
 with every 
transition of the input high speed clock. The outputs of the shift register contro
l the select 
leads to the asynchronous channel combining multiplexer, such that this n
arrow pulse 
individually selects a bit of data from the "N" bit data latch. Once this data is selec
ted, it is 
~ 
directed to a final retiming master slave flip- flop which retimes the data producin
g an output 
data stream with minimal edge jitter. The delay line for the high speed clock is necessary prior 




through the Johnson Counter, Shift register, and asynchronous channel multiplexe
r to select a 
bit of data, and then also clock that same data into the final retiming flip-flop. 
The last Multiplexer and Demultiplexer architectures involve a· cascade of maste
r slave flip-
flops which have their select and clock leads controlled by a ripple counter. A go
od example 
of this was recently published- in August of 1989 by Nippon Telephone and Telegr
aph (NTI'). 
The 16 to 1 channel Multiplexer consists of a cascade 0f 2-to-l Multiplexing mast
er slave flip-
, 
flops controlled by a 4 bit ripple counter which is clocked by the high speed input
 clock. The 
first stage has 8 of the master slave mux flip-flops which have their data s
elect inputs 
" 
controlled by the divide by 16 output from the 4th stage of this ripple counter. T
he 3rd stage 
of1he ripple counter outputs a divide by 8 output which clocks these 8 flip-flops ca
pturing each 
bit of data from the two data channels that are input to the flip-flop. Th~refore, th
is first stage 
,, 
manages to merge the 16 data channels to the 8 outputs of the flip-flops. Toe s
econd stage, 
consisting of 4 master slave mux flip-flops, have their select leads controlled by the
 divide by 8 
output ~rom the ripple counter while the divide by 4 output performs the clocking
. Since the 
divide by 8 output clocks the first stage and selects data for the second stage, then
 the originaJ 
- ' 
16 data channels which were merged onto the 8 channels gets merged again to 
the 4 data 
outputs from the second stage. This sequence is repeated in the 3rd stage which c
onsists of 2 
master slave mux flip-flops that combine the 16 data channels that have been m
erged to 4 
channels, to 2 channels. The final stage of the Multiplexer consists of a single
 master slave 





creating a final Bit Interleaved serial output data stream with minimal edge jitter. 
'• 
The Demultiplexer operates in reverse of the Multiplexer. The 4 bit ripple counter is again 
controlled by the input high speed clock, and the divide by 2 output is used 10· clock a parallel 
\ 
set of master slave flip-flops which represent the first stage. One of the master slave flip-flops 
is preceded by a positive level latch making it in effect a three stage master slave flip-flop 
which captures data on the falling edge of the divide by 2 clock, but delays the output of that 
data from the latch until the subsequent rising edge of the clock. Therefore, as the Bit 
Interleaving data stream is input in parallel to both of these flip-flops, on falling edges of the 
divide by 2 clock a data bit will be captured by the three stage flip-flop. Then on the 
subsequent rising edge this data bit will be transferred to the second stage of the Demultiplexer 
while the other parallel master slave flip-flop captures the next input data bit and transfers it to 
the next stage without delay. The second stage consists of two separate first stages which are 
clocked in parallel by the divide by 4 output from the ripple counter. One of the stages 
receives the data output from the three stage flip-flop while the other stage receives data from 
1· . 
• 
.. . . 
. . . 
. 
. ····· . 
the mastet.slave flip-flop. Therefore, with clock edges from the divide by 4 cloc~ this stage· 
separates the 2 data channels to 4, which it directs to the third stage of the Demultiplexer 
consisting of 4 separate first stages clocked in parallel by the divide by 8 output from the 
ripple counter. This stage repeats the above sequence creating 8 data channels from the 4 data 
channels, which it then directs into the final Demultiplexing stage consisting of 8 separate first 
stages clocked in parallel by the divide by 16 output from the ripple counter. This final.stage 
recreates the original 16 data channels which were input to the Multiplexer, by separating the 8 
input data channels input to this stage by the previous third stage. 
For the designs to be described in this paper, the final ripple counter architectures will be 
adopted for both the Multiplexer and Demultiplexer. The other architectures controlled by the 
shift register approach and retiming method will not perfonn as well as these architectures as a 
result of the high fanout loading on the input high ~peed clock. This is most evident with the 
shift register architectures where the fanout loading increases linearly with increases in channel 
<, 
count. Although the retiming architecture makes an attempt of reducing the fanout loading, the 
··,~-' 
increased difficulty in accurately controlling the delay line through manufacturing from lot to 
lot eliminates this approach. Therefore, this paper describes the design· and layout of an 8-to-1 




Division Demultiplexer which will handle typical data ·rates greater than 3Gbit/s. Both circuits 
will have compatible Emitter Coupled Logic (ECL) level inputs and outputs as well as an 
internal 400 millivolt (m V) ECL logic swing. The circuits will be fabricated as a single die in 
AT&T's silicon Bipolar process (BEST-I) discussed above. A Cell based semi-custom 
approach will be taken with the layout of the circuit which will sacrifice silicon area for quick 
layout tum around. Although this will not provide the most optim11m layout for maxim1nn . 
frequency perfonnance because of the potential o·f many unused devices, it will allow for 
maximum layout flexibility and security in circuit corrections in ca~ first silicon is inoperative 
at chip test. The design techniques and circuit architectures described in this paper are directly 
expandable for higher or lower channel capability Time Division Multiplexer and 
Demultiplexer circuits to customize the circuit to handle various frequency performance CMOS 
logic other than the 300MHz logic for which these designs are targeted. 
• 
11 
2. Specifications and System Requirements 
A successful fiber optic system design which incorporates a Bit Interleaving 111De Division 
Multiplexer and a Time Division Demultiplexer requires certain system specifications and 
requirements dealing with circuit speeds, input and output data specifications to and from' the 
Time Division circuits, as well as the alignment of this to system clocks and output data 
channels. 
First, the 2.5GHz system clock speed discussed ·in the introduction is quickly becoming an 
industry standard for fiber optic systems in the world. This clock signal is generated from 
quartz crystal based oscillators which produce an Emitter Coupled Logic (ECL) level sinusoidal 
signal with an 800 millivolt (mV) amplitude peak-to-peak (p-p). In addition to this, the laser 
• 
driver and decision circuits from figure #1 are typically designed in ECL with ECL compatible 
inputs and outputs. Based on the system clock speed and these circuit interfaces, it makes 
sense to design both Time Division circuits in ECL with ECL compatible inputs and outputs. 
This poses a minor problem with the input data channels to the Multiplexer and the output data 
from the Demultiplexer which typically come from and go to CMOS logic operating at either 
155MHz or 300MHz' data rates as discussed in the introduction. However, it makes more 
sense to convert these CMOS levels to ECL levels than attempt ·to manipulate the other ECL 
level inputs and outputs. 6 
Second, as a result of the finite space on system boards, the number of Tune Division circuits 
·
0 
incorporated in the system must be minimized. This not only results fro~ the power and 
cooling capacity within the system, but also from the available frequency of the CMOS logic. 
If the logic used in the system produces 155MHz data rates, then 16 data channels can be 
multiplexed to achieve the 2.SGBit/s data bit stream, and then demultiplexed to recreate the 
original 16 channels after transmission. However, if the CMOS logic used in the system 
produces 300MHz data rates, then only 8 data channels need to be multiplexed and 
demultiplexed. Therefore, a system with faster CMOS logic will require twice· as many TlDle 
Division circuits than a system with the slower 155MHz logic. Independent of which channel 
count is chosen, the alignment of the data to be multiplexed and the data to be demultiplexed 
to the high speed clock is very important. Here again, available board space dictates. that only 




Actually, this brings up another reason why the CMOS data logic levels should be converted to 
ECL levels to ease the data alignment between these signals and the ECL level high speed 
clock inputs. 
Finally, output data from the Time Division circuits is also imponant. With the Multiplexer, it 
is impottant that the output data bit stream have minimal edge jitter so that the laser driver can 
accurately control the photo diode. Any edge jitter caused by variatiom in. the zero point ··· 
crossings of the output data signal from the multiplexer will lead to inaccuracies in the 
transmitted light pulses. Therefore, the width between single logic high and logic low p11Jses 
' 
must be controlled as well as minimizing the variation in width of a double wide pulse to two 
single wide pulses. In addition to this, peak-to-peak jitter is equally as imponant and must be 
minimized as well. With the Demultiplexer, edge jitter is not as imponant as skew. Minimal 
skew is required between the output data from all of the channels in order that a single delay 
line can be used with the receiving CMOS logic to capture all of the data in parallel. 
Furthennore, if the data being output from the Demultiplexer is coming ·out during the wrong 
"" 
data byte or on the wrong data channel, then the Demultiplexer must have a provision to 
realign this data in time and space to the correct data channel during the correct data byte. 
6 
Based upon the above requirements for a successful sys~ design, the following circuit 
specifications and requirements will be met by the Time Division Multiplexer and 
Demultiplexer designs of this paper. 
A. Multiplexer and Demultiplexer 
1. Both circuits must operate at input clock speeds greater than 2.5GHz over 10% 
power supply variations, temperature variations from O to 100 Degrees C and worst 
case processing variations in transistor gains, sheet resistances and junction 
capacitances. 
2. Typical power dissipation of less than 1.5 Watts for the s~gle die (including both 
circuits) will satisfy system thermal requirements. 
) 
3. Both circuits will operate from an extemally produced ECL level differential 





4. Not more than one external· delay line will be permitted for each tjrcuit for the · 
' . 
alignment of the clock to the input data. 
B. Multiplexer Specifics 
1. Input data channels are 300MHz ECL level single ended signals 800m V p-p and 
. . 
they must all be latched into the circuit in a parallel fashion to minimi7.e the 
number of delay lines. 
2. Output data is an ECL level differential signal with 800m V +/- 200m V p-p into a 
500 load. Rise and fall times should be le~ than 150picoseconds (psec) from 
10% to 90% of the signal swing. The data crossover point should lie between 
30% to 70% of the amplitude. Under typical conditions, there should be less than 
. 
10% edge jitter resulting from deviations in zero crossing intervals. 
C. Demultiplexer Specifics 
1. Input data is a ECL level differential sinusoidal signal with 800m V p-p. 
2. Output data is latched and arrives in parallel at all eight outputs with less than 
lOOpsec skew between signals, and le~ than 2 nanoseconds {nsec) skew between 
any data output to the rising edge of the frame clock output \,1 
. n j' (}cP : 
3. The circuit must include a provision for data framing. (i.e- the data output from 
the Demultiplexer can be shifted in time and space for alignment with the proper 
output channel and time slot. 
Toe next chapter will more closely analyze the circuit architectures briefly discussed in the 
. . 
introduction and will compare each design with the above specifications and requirements to 





3. Circuit Architectures 
A literature review of many Bit Interleaving Time Division Multiplexers and Tune Division 
Demultiplexers as discussed in the Introduction shows three major types of Multiplexer 
architectures and two major Demultiplexer architectures. 
The first type of Multiplexer and Demultiplexer circuits shown in figure #3 are very similar. in 
I 
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Figure #3. Multiplexer and Demultiplexer Shift Register Architecture 
' 
and output of data. 6 In the multiplexer, "n" channels of data are parallel loaded into an "n" bit 








clock transmits the bits of data by serially shifting the data through the shift register. Th
e 
<r 
demultiplexer operates in reverse by serially loading the shift register with the input data. 
When the register is full, the divide-by-n counter raises a data ready flag and all "n" bits o
f 
data are parallel output from the shift register. Analysis of this architecture shows that 
all of 
the specifications and system requirements previously listed are covered, except for 
the 
provision for output data alignment with the demultiplexer. It is feasible though to modify the 
divide-by-n counter to hold counts and delay the data ready flag which is a satisfactory solution 
to the requirement However, the additional logic required to perform this function, as well as 
the expansion of this architecture to handle larger data channel capabilities, would only woJSeD 
• 
the speed limiting condition caused by the high fanout condition on the input high speed clock. ' 
Therefore, this architecture will pot·be used fo~ the designs in this paper. 
The second type of multiplexer architecture involves the retiming of data with a fixed delay 
line prior to the data being transmitted from the circuit as shown in figure #4. Although
 this 
architecture is expandable and can be used to implement "n" channel circuits, only the abov
e 4 
channel Multiplexer reported by G. Flower will be examined. 
7 In the Multiplexer, the input 
clock drives a 2 bit Johnson counter which provides two divide by 4 clock frequencies which
 
are 90 degrees out of phase. The second stage of the counter is then used to clock a "4" bit 
~ 
register which parallel loads the data from 4 input data channels. Meanwhile, the two clock
 
phases are logically AND-ed creating a narrow pulse which is directed to the data input of a 4
 
bit shift register which controls the select inputs of an asynchronous 4 to 1 multiplexer. As the
 
pulse is propagated through the shift register, it individually selectS each of the 4 outputs of the 
4 bit register that is holding the input data byte. After the last bit of data is selected, a new 
pulse from the AND gate enters the shift register to begin . the process, similar to a single bit
 
barrel shifter. Each of the data bits which are selected propagate through the asynchronous 
multiplexer and are input to a final D-type master slave flip-flop controlled by a delayed 
version of the high speed clock. 
A closer analysis of the critical timing shows that the same input high speed clock edge which
 
controls the selecting of the data bit by way of the shift register will also transmit that same 
16 
• 
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Figure #4. Multiplexer Retiming Architecture 
the above circuit must be equivalent to .the delay the input clock experiences propaga
ting 
through the the Johnson counter, one bit of the shift register, the asynchronous multiplexer,
 and 
the data setup time to the retiming flip-flop. All of this must occur before the selected bit 
~ ) 
arrives. at the final flip-flop to be retimed by a delayed form of the same clock edge w
hich 
selected the data. This architecture, improves upon the speed limitation due to high fanou
t of 
<i' 
the input high speed clock over the previous an;hitecture. . But, to do this, it incorporates a 
very critical timing relationship which G. Rower questions as to its control through 
' ~ 




archit.ecture of both Time Division circuits be similar for tracking purposes. Tit
eref ore, this 
architecture will not be used for the Multiplexer approach. 
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Figure #5. Multiplexer and Demultiplexer Ripple Counter Architecture 
the August 1989 issue of the IEEE Journal for Solid-State Circuits.
1 1bese designs encorporate 
a ripple counter to control the selecting and clocking of a cascade of data latches 
as shown in 
figure #5. The multiplexer uses a tree of mux flip-flops which are clocked at 
twice the 
frequency as the select rate. Therefore, the first stage of mux flip-flops combines 16 
channels 
of data into 8 by selecting each mux flip-flop at I/16th the input clock frequency, and
 clocking 
18 
all of the mux flip-flops at I/8th the clock frequency. This is repeated 3 · more times with the 
I/4th, half, and the actual input frequency clocks, combing the 8 channels to 4, the 4 channels 
to 2, and finally the 2 channels to 1 which is then transmitted from the circuit 
The Demultiplexer is similar in operation to the multiplexer except it uses D-type muter slave 
flip-flops and a novel bi-stage flip-flop (a positive level enable latch in series with a D flip-flop 
as shown in figure #19 of the next chapter) ... In this circuit, the input data is directed to both 
the D flip-flop and the tti-stage flip-flop in parallel. Toe input clock is divided by 2 and fed to 
both of these gates. On the falling edges of the divide by 2 clock, the tri-stage flip-flop will 
latch and hold the input data, while the D flip-flop will begin to acquire new input data. With 
' 
. 
the. next rising edge of the clock, the D flip-flop will latch and transmit whatever input data is 
located at its input, while the tri-stage flip-flop will latch and transmit the data that it had 
latched earlier. Therefore, the first stage of the Demultiplexer separates the input data into two 
data bit streams each of which is directed into another stage of parallel D and Tri-·stage flip-
flops clocked by a divide by 4 version of the input high speed clock. This repeats the same 
function, done by the previous stage, at half the frequency, therefore creating 4 data suearos 
from the 2. These 4 data streams are then directed to a third stage of parallel D and Tri-stage 
flip-flops clocked by a divide by 8 version of the input high speed clock. This separates the 4 
data streams to 8 which then go through the last stage of flip-flops clocked by a divide by 16 
version of the input high speed clock. This final register transmits the now 16 output data 
channels from the circuit. \ 
Although this architecture does not have a provision for the alignment of the output data with 
the Demultiplexer, it does have the benefit of having a low fanout of the high speed clock 
which yields faster circuit perfonnance over the first architecture. Furthermore, the distribution 
of the various clock frequencies, which are derived from this clock, work out such that the 
faster frequencies fanout to fewer places. This architecture also does not have the difficult 
timing delay situation which exists with the second architecture, since all of the control is with 
a simple ripple counter. Therefore, the only major drawbacks to this architecture are the lack 
a 
of a provision for the . shifting of data in time and space for the Demultiplexer circuit ~ the 
high power dissipation which results from the large usage of data latches in the design. 
19 
In summary, of the various architectures discussed above, the ripple counter architectur
e 
presented by M. Ida, et al. is clearly superior. Therefore, this architecture will be used in th
e 
design of the 8:1 Bit Interleaving Time Division Multiplexer and 1:8 Tune Divisio
n 
1 
Demultiplexer. However, provisions will be included in) this work to satisfy the system 
requirement for data alignment with the Demultiplexer circuit Furthermore, a power reductio
n 
will be realized over a comparable 8:1/1:8 version of the existing M. Ida, et al. designs in th
at 
18 fewer latches will be used across both circuits by carefully replacing flip-flops with singl
e 
stage data latches. This produces a 5% reduction of power in the Multiplexer and an 8%
 
reduction of power in the demultiplexer. 
20 
.. 
4. Background for Circuit Building Blocks 
In order to achieve the required 2.5Gbit/s data bit rates, the 8:1 and 1:8 Tune division 
Multiplexer and Demultiplexer circuits will be designed with an internal 400m V differential 
signal swing Emitter Coupled Logic approach. This is is the fastest logic form for bipolar 
' 
technologies, since other logic forms like Resistor Transistor Logic (RTL), Diode Transistor 
Logic (DTL) and Transistor 
Transistor Logic ('l*l'L) drive their 
transistors into saturation, resulting in 
increased propagation delay times . 
. On the other hand, Emitter Coupled 
Logic is a nonsa~ting logic. The 
transistors are operated between the 
linear and cut-off regions. and are 
used to direct current flow within the 
circuit. For example, let,s analyze 
the following differential amplifier, 
shown in figure #6. The circuit 
consists of two identical transistors, 
commonly referred to as an emitter 
coupled pair, two 2ldl load resistors, 
and a regulated 400microamp (µA) 
current source, known as the tree 
current for the circuit This circuit is 
powered by a single -5.2 volt power 
·supply connected between ground and 
VEE (i.e- VEE = -5.2 volts). The 














Figure #6. Single-Sided Amplifier 
transistor Q l, while the base of transistor Q2 is connected to a regulated reference voltage of 
-1.2 volts. To begin the analysis of this circuit, assume that the input signal is an 800mV p-p 
,f- ' 
voltage wavefomi centered at -1.2 volts. When the input signal is -0.8 volts, QI is biased into 




summing node S 1 is -1.6 volts since it is ,a V BE voltage drop below the input by way of 
transistor QI. Since, the base of Q2 is fixed at -1.2 volts, the corresponding VsE across 
transistor Q2 is 0.4 volts which biases Q2 into the cut-off region of operation. (A VsE of 0.7 
volts is required for a transistor to enter cut-in and 0.8 volts to become fully biased into the 
active region of operation.) With Q2 cut-off, all of the tree current is directed through the 
emitter and collector of transistor Q 1 assuming infinite gain. This 400µA collector current 
then passes through the 2kn ·load resistor Rl resulting in an output voltage of -0.8 volts on 
OUTN referenced to ground. The voltage level on the other output node OUTP is equal to 
ground since transistor Q2 is in cut-off and no current flows through the load resistor R2. 
We will now analyze the circuit as the input voltage descends to a logic low of -1.6 volts. 
First, when the input voltage reacnes -1.2 volts the bases of the emitter coupled pairs are 
equivalent. At this point, the voltage on the summing ~ode S 1 is -2.0 volts and both 
transistors Q 1 and Q2 become biased into their active regions. Since the emitter areas are 
equal, their V BE voltages will be equal and the tree current will be equally shared between both 
transistors (i.e- 200µA in each transistor). Each of these currents then passes through the 2k0 
load resistors resulting in identical output voltages on .,nodes OUTN and OUTP of -0.4 volts. 
This input condition where the input voltage matches the reference voltage is called the cross 
over point or middle of the transition region. P. Gray and R. Meyer explain in Figure 3.27 in 
"Analysis and Design of Analog Integrated Circuits" that the voltage width for this transition 
region which guarantees that 95% of the tree current has switched from one side of the emitter 
coupled pair to the other is +/- 3Vr or +/-75m V on either side of the reference voltage. 
3 
Therefore, as the input voltage continues to drop to a logic low of -1.6 volts, once it is 75mV 
below the reference voltage the circuit will have changed state. An analysis ~f this state, 
assuming the input voltage of -1.6 volts, shows transistor QI biased into its cut-off region 
since its VsE equals 0.4 volts. Transistor Q2 becomes active and holds the summing node SI 
at -2.0 volts, whi~h is a VsE drop below the reference voltage. Now all of the tree current is 
directed through Q2 and .its load resistor ·R2, resulting in an output voltage of -0.8 volts on 
output OUTP as was seen earlier with output OUTN. Furthermore, the voltage on OUTN goes 
to ground since the current flow through resistor Rl is stopped by transistor QI. In summary, 
the 800m. V input signal swing described above results in the output of two complementary 
. 
. 




sense of the input signal while the signal output from node OUTP is a noninverted sense. Th
is 
., 
circuit is considerably faster than any DTL, RTI, or ·1-1L circuit because of its small signal 
swing, nonsaturating logic, and the small transition region of only 150m V that the input nee
ds 
to traverse in order to switch logic states. This circuit is an amplifier with a gain of 5, and an
 
output impedance of slightly less than the 2ldl load resistors. Although DTL, R1L and ·1·
1L 
circuits do not have the benefit of this small signal swing, they do have compatible input a
nd 
output logic levels such that their circuits output can drive their own input or a similar input
 of 
another gate. The above differential 
amplifier's output levels are shifted 
0.8 volts higher than its input logic 
levels which requires modifying this 
circuit for digital logic. 
This incompatibility can be corrected 
and a lower output impedance can be 
obtained by adding a common 
collector (emitter follower) amplifier 
following the OUTP and OUTN 
outputs to obtain the single sided 
ECL inverter shown in figure #7. 
Analyzing this circuit shows, ~ as 
,p 
expected, that the outputs OX and 
•. 
OXN follow the input voltages OUTP 
and OUTN, and produce similar 
800m V signal swings, which however 
are shifted down the V BE of 
transistors Q3 and Q4. For example, 
when the output OUTN is at 0.0 
volts, the output OXN at the emitter 
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Figure #7. Single-Sided ECL Inverter 
is at -0.8 volts, and when the output OUTN equals -0.8 volts for a logic low, the current sour
ce 




addition to adjusting the output logic levels to make them compatible with the input logic 
levels, the emitter follower transistor does provide two other benefits. First, the emitter 
follower transistor improves the output rise time for the gate by providing a lower output 
impedance over the previous amplifier ci~it. This improves the rise time constant for the 
output node which is RC limited. Furthennore, the emitter follower provides an active output 
current gain stage, which allows for increased· fanout over the load resistor of the previous 
amplifier. 
The circuits described above are known as Single-Sided circuits because the input waveform is 
compared to a fixed voltage reference on the emitter coupled pair. The speed perfonnance of 
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Figure #8. Typical ECL transfer characteristics. 
-1.6V 
VOL(MAX) 
of improving the perfonnance is to reduce the load resistor. in half, and improve the RC 
charging time on this node by two. However, this also effects the noise margins for the gate 
24 
' 
by reducing the output signal swing from 800m V to 400m V. Figure #8 shows · the effective 
noise margins for the single sided ECL inverter of figure #6. For a logic high and low the 
margins are identical and equal to 
325mV. Unfortunately, upon 
reducing the signal swing to 400m V 
and recentering the reference voltage 
to -1.0v, the noise margins drop to 
125mV leaving very little room for 
power supply noise immunity. A 
solution to this reduced noise margin 
<---------"' 
_.,,,.~ ', 
is to replace the fixed reference 
source with an input signal which is 
the complement of the input signal 
··· IXP as shown in figure #9. Now, this 
differential ECL inverter has a 
Voh(min) = -0.8v, Vol(max) = -1.2v, 
Vih(min) = -l.125v, and Vil(max) = 
-0.875v, resulting in equivalent noise 
margins of 325m V again for a logic 
high and low, while taking advantage 
of the reduced signal swing and 
improved speed perfonnance. Note, 
that the operation of this gate is the 
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Figure #9. Differential ECL Inverter 
ECL inverter, except now, the voltages on both bases of the emitter coupled pairs will be 
moving to direct the flow of the tree current through the circuit. 
This Differential ECL Inverter is the simplest of the ECL building blocks which can be 
· realized. Toe AND/NANO function, which is a simple analog multiplier, can also be 
implemented by using a stacked building technique with the differential ECL inverter as shown 
in figure #10. Analysis of this gate demonstrates that the only input condition which will 
produce a logic high at the AND output OX is when both inputs IXP and IYP are logic highs. 
• n 
25 
This occurs because it is the only case where both transistors Q2 and Q6 are cut-off and stop 
the flow of tree current through 
.. 
resistor R2. If either input IXP or 
IYP are logic lows, the tree current is 
directed through resistor R2 by way 
of transistor Q2 or Q6 depending on 
whether Q5 is active or cut-off. This 
in tum pulls the AND output OX low 
and the NANO output OXN to a 
logic high state. 
In the AND/N AND gate, the 
"IYP/IYN" input levels must be a 
V BE drop below the "IXP/IXN" input 
levels. This is necessary to guarantee 
that transistor Q5 will not become 
saturated and store charge in its base 
region. As shown earlier, the voltage 
on the summing node SI equals -1. 7 
volts during worst case switching. If 
the IYP/IYN input levels voltage 
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base-collector junction of transistor Figure #10. Differential ECL AND/NAND Gate 
Q5 will never become more than 
lOOmV forward biased during worst case switching which is not enough forward bias to 
saturate the transistor. One way to obtain this lower logic swing, is to place another common 
collector amplifier in front of the IYP and IYN inputs to level shift an OX type output level 
down one VBE· A second method is to add a diode to both common collector amplifiers in the 
outputs of the gates as shown in figure #11. 
This approach to producing the "Y" logic levels is more efficient than the common collector 
amplifier approach. It does not require two extra current sources because it maximizes the use 




source. This savings in po\\'er beOOmes· 'inucir ttiore apparent in high fanout paths, like clock 
signals, where two current sources are saved with each driven . gate. But, care must also be 
exercised with this approach for the level shifting diode adds series resistance to the OY/OYN 
outputs which can become substantial as the collector current increases by increasing the pull 
down current source. Fu!fbennore, the diodes add parasitic · junction capacitances to the 





















Figure #11. · AND/NANO Gate with X and Y levels 
27 
;. 
S. Circuit Building Blocks 
The background discussed in the last chapter sets the stage for the explanation of the seven 
internal building blocks and five input and output buffer blocks implemented in the design of I 
the Time Division Multiplexer and Demultiplexer circuits. The naming of these building 
blocks grew out of the naming convention used for the function blocks in the AT&T BEST-1 
Series High-Perfonnance ECL Gate Arrays data sheet. 8 Rather than explain the naming 
convention, the following list is included as a look up table for the reader to explain the 
functionality of each of the building blocks. 
RCRlHD - Single gate delay differential gate. 
F3DAHD - Differential data latch with positive level enable. 
F4DAHD - Differential Multiplexing data latch with positive level enable. 
'r 
FIDAHD - Differential Master slave flip-flop. 
FIDCHD - Differential Master slave flip-flop with asynchronous clear. 
F1DCHD2 - Differential Master slave flip-flop with asynchronous clear. 
F2DAHD - Differential Multiplexing Master slave flip-flop. 
F2DCHD - Differential Multiplexing Master slave flip-flop with asynchronous clear. 
F5DAHD - Three stage Master slave flip-flop. 
EI1Nl - Single sided ECL data input buffer. 
EBI1Nl, - Differential ECL data input buffer. 
EBCB - Differential ECL clock input buffer. 
XlMN - 50'2 line driving Single-sided ECL output buffer. 
XBMB - son line driving differential ECL output buffer. 
,,.. ·, 
First, the circuit in figure #12 is a differential ECL Inverter known as the RCRlHD. It 
operates identical to the previously discussed differential ECL Inverter in figure #9. This 
-~ 28 
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inverter does not produce the "Y" level outputs that were just discussed on the· AND/NAND 
gate of figure #10, since the application for this gate in both circuits only requires the "X" l
evel 
output. Figure #12 also shows the replacement of the 400µA constant current source sy
mbol 
with transistor QSA and two parallel· t.51kn emitter resistors R13A and R14A. The base of 
transistor Q5A is connected to a Band-Gap reference circuit, 9 showri in figure #13, which · ·· 
supplies a regulated voltage (VCS) of -4.05v which is temperature invari.ant.
10 This VCS 
voltage biases the transistor QSA into its active region and tracks with variations of the VsE of 
that transistor resulting in a controlled 300mV voltage across the parallel 1.Slldl resistors (Vee 
equals -5.2 volts and the VsE drop of 0.86 volts). Parallel resistors are used to have better 
control over the final value of the 755n resistor desired. If just one resistor were laid out, the 
resistor would be approximately one square of sheet resistance, and because of possible 
line 
width variations, it makes better sense to layout out two parallel resistors twice the size of 
your 
targeted resistor. Assuming infinite gain, the collector current of transistor QSA will be equal 
to its emitter current of 400µA. Furthennore, the two lmilliamp (mA) constant current sources 
have been replaced by transistors Q IA and Q2A along with the 6000 parallel resistor pairs 
RIA/R2A and R3A/R4A. The constant 300mV voltage drop across these resistor pairs re
sults 
in each transistor supplying lmA of load current to each of the outputs OX and OXN, resu
lting 
in a typical power dissipation for this building block of 12mW. 
The next building block is the data latch F3DAHD shown in figure #14. The data l
atch 
controls the flow of data on a signal by either allowing the data to move transparently thro
ugh 
the circuit, or storing the data in its latch and disabling the flow of further data. The i
nput 
which controls this function is the "Y" level enable input EY/EYN. When EY is a logic 
high 
equal to -1.2 volts, transistor QlOA becomes active while transistor QI IA cu~-off. All of the 
tree current supplied by Q6A is then directed to the data input emitter coupled pair, Q13A and 
Q14A. Since transistor Ql lA is cut-off, we can ignore the latch emitter coupled pair. which 
consists of Q16A and Q15A. With just the data input emitter coupled pair active, the circuit 
closely resembles the differential ECL inverter described earlier in figure #9 where the 
DX 
input is the IXP input and DXN is the IXN input When input EY goes to a logic low,
 the 
0 
data no longer can move through the data latch transparently because transistor QIOA cuts-off 
and disables the data input emitter coupled pair by stopping the flow of tree current to n
ode 
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pair at node SIA. The differential inputs to this emitter coupled pair are S7A and SBA which 
are equivalent in logic to outputs QX and QXN respectively. Looking further, it is apparent 
that the collectors of the latch emitter coupled 12.~r are cross coupled such that the voltage 
levels on S7 A and SSA will act to preserve their own logic states as well as the outputs. For 
. 
example, when S7A is a logic high and its complementary signal SSA is a logic low, the latch 
emitter coupled pair will direct the tree current through resistors R 17 A and R 18A and will 
result with a voltage on node SSA of 0.0 volts and -0.4 volts on node S6A. These voltages 
will then maintain the logic high on node S7 A and·' the logic low on node S8A as well as the 
respective logic high on output OX and the logic low on OXN independent of what logic 
levels are on the inputs DX and DXN. In total, this circuit consumes approximately 16mW of 
power assuming lmA output load current sources. 
The multiplexing data latch F4DAHD is a slight variation of the above data latch and is the 
next building block to be examined. In figure #15, the circuit closely resembles the data latch 
except the single data emitter coupled pair is replaced by two parallel data emitter coupled 
pairs which are controlled by the stacked emitter coupled pair with inputs SOY and SOYN. 
Furthennore, with the addition of this third level of logic, it becomes necessary to level shift 
the EY and EYN signals down a V8E in order to protect transistor Q12A from bec~~ing 
saturated. At this point, one might question whether it would be beneficial to add another 
diode in all of the outputs to create a "Z" level of logic. But, this level is not as prevalent in 
all of the building blocks as the "Y" level, therefore the benefits of having the extra level will 
not cover the loss in output switching perfonnance do to the additional capacitance of the 
diode. As with the data latch F3DAHD, when the EY input is a logic high, the transistor 
QI2A becomes active and directs the tree current to select the emitter coupled pair Q9A and 
QlOA. If· SOY is a logic high, Q9A will become active and will direct the tree current to the 
. 
. 
DlX/DlXN data emitter coupled pair. However, if SOY is a logic low, QlOA will become 
active and will direct the tree current to the DOX/DOXN data emitter coupled pair. With either 
case, once the tree current has been directed to the specific data emitter coupled pair, the data 
will move transparently to the output as explained earlier for the F3DAHD data latch. When 
EY goes to a logic low, the multiplexing latch will hold whatever logic levels are located on 
the QX and QXN outputs upon biasing the emitter couple latch Q14B and Q15B. The 
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increases the power consumption of this latch to 20m W including the lmA emitter follower 
load currents on the outputs OX and OXN. 
The next building block is the positive edge triggered Master-slave D-type flip-flop F1DAHD· 
which consists of two cascaded data latches as shown in figure #16. The first stage of the D-
""'"' 
type flip-flop consists of a F3DAHD with its EYN input connected to the CKY input and its 
EY input connected to the CKYN inputs. This latch is known as the Master latch and its 
major function is to acquire new data on the inputs DX and DXN while the CKY input is a 
logic low. Then, when the CKY input go~s high, it latches this data and holds it stable for the 
next stage of the circuit. This second stage which also consists of a F3DAHD, has its EYN ,r 
input connected to the CKYN input and its EY input connected to the CKY input Therefore, 
when the master latch is acquiring new data, the second latch (which is known as the slave 
latch) is in an output latched state holding the old data stable, while also inhibiting ·the 
transparent flow of the new data to the outputs QX and QXN. Later, when the master latch 
becomes latched and presents new stable data, the slave latch becomes transparent and enables 
the new data .. to propagate to the outputs QX and QXN. The circuit is considered to be 
positive edge triggered because once there is a positive logic edge on the input CKY, the 
present data at the input is transferred and held stable at the output, while the master data latch 
disables the input data emitter coupled pair and inhibits any further data changes on DX/DXN 
to enter the gate. This circuit consumes 22m W including the lmA emitter follower currents for 
outputs QX and QXN. 
With the addition of two RCRlHD differential inverters to the F1DAHD Master-slave D-type 
flip-flop, the FlDCHD and F1DCHD2 Master-slave D-type flip-flops with asynchronous clear 
can be implemented. As shown in figures #17 and #18, a RCRlHD differential inverter with 
input IXP controlled by CLX and input IXN controlled by CLXN has been added to each latch 
of the D-type flip-flop. When the CLX input is a logic low, transistors Q8A and Q13B are 
cut-off and transistors Q9A and QI7A are active. This directs the tree currents from Q4A and 
d 
Q4B through the load resistors R20A/RI9A and R20B/Rl9B pulling nodes S21 and S24 to 
logic lows of -0.4 volts. The emitter. follower transistors Q18A and Q19A are connected in a 
wired OR guration with transistors Q20A and. QI8B respectively. In the wired OR 
configuration which ever emitter followers base· voltage is higher, that emitter follower will 
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FIGURE #17. FIDCHD- DIFFERENTIAL MASTER SLAVE FLIP-FLOP WITH ASYNCHRONOUS CLEAR 
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FIGURE #18. FIDCHD2 - DIFFERENTIAL MAS1ER SLAVE FLIP-FLOP WITH ASYNCHRONOUS CLEAR 
A 







Therefore, with nodes S21 and s24· as logic lows, the transistors Q20A an~ Q19B will always 
control the logic on the nodes S7B and S18B. However, when the CLX input is a logic high, 
' 
' 
transistors QSA and Q13B become ~ctive while transistors Q9A and Q17A cut-off. With 
transistors Q8A and Ql3B active, tree currents are directed through resistors R2IA/R22A and 
R21B and R22B which pull nodes S6B, S8B, S15B, and S17B to logic lows. At the same 
time, node S21 and S24 become logic highs of 0.0 volts and override the emitter follower 
transistors Q20A and Q18B and pull the nodes S7B and Sl8B to logic highs. The final result 
is the master latch is cleared and the OX output which is node S7B becomes a logic low and 
the OXN output which is node S8B becomes a logic high. Furthennore, the slave latch is also 
cleared and the QX/QY outputs become logic lows and the QXN/QYN outputs become logic 
highs independent of whatever is happening on the CKY /CKYN inputs. 
One potential problem does exist while clearing the flip-flop when the CKY input is a logic 
low and the data input DX is a logic high. This will bias transistors Q14A and QlOA active 
and will direct the tree current from transistor QSA through resistors R21A/R22A. But, it was 
just shown that when the CLX input is a logic high and the master latch is being cleared, the 
tree current from transistor Q4A also gets directed through the resistors R2IA/R22A. With 
two 400µA tree currents being directed through these resistors, the node voltage on S6B 
becomes -0.8 volts and node S8B goes to -1.6 volts. This presents .a possible saturation 
condition for transistor Q10B. To avoid this problem, the clearing of this D-type flip-flop will 
only be done when the CKY input is a logic low and the DX input is a logic low. This 
removes all possibilities of two tree currents being directed through any single current swing 
resistor. 
The F1DCHD and F1DCHD2 D-type flip-flops with clears are identical in logic, but have a 
minor difference in tree current. The Fl DCHD2 parallels three emitter resistors in the tree 
current sources to obtain 600µA rather that 400µA. This extra tree current is needed to obtain 
higher switching speeds, since this flip- flop is used in the first stage of the ripple counter of the 
Time Division Multiple~er and needs to operate twice as fast as the other F1DCHD flip-flops 
in the counter. Upon increasing the tree current to 600µA, the load resistors are also lowered 
to 667n in order to maintain the in~emal 400m V signal swing. The typical power dissipation 
for each of these flip-flops is 26mW for the F1DCHD and 28mW for the F1DCHD2 flip-flop 
including the lmA current sources for the output nodes . 
• ._! 39 
. By replacing the F3DAHD master latch with a F4DAHD data latch in the FIDAHD, the 
F2DAHD positive edge triggered Mux-type flip-flop can be reaJired as shown in figure #19. 
Note in the schematic though, that the placement of the F4DAHD latch requires the input clock 
CKY /CKYN to be shifted down V BE in logic level. In order for this logic level to control the 
slave latch, the F3DAHD slave latch must also have its CKY /CKYN input clock signals 
lowered. Despite this, the logic of this circuit is very similar to that of the F1DAHD. When 
the CKY input is a logic low, the Mux-type master data latch will acquire new data from 
inputs DOX/DOXN or DlX/DlXN depending on the state of SOY/SOYN. Meanwhile, the slave 
latch will be latched with the old data and will inhibit the transparent flow ·of th~ new data to 
the outputs QX/QXN. When the CKY input goes to a logic high, the Mux-type master data 
latch will capture the new data and will hold it stable while the slave latch moves into its 
' 
transparent state and allows the new data to propagate to the outputs. As with the F1DAHD, 
once an active positive clock edge occurs on into CKY, further data changes on inputs 
DXJDXN will be inhibited from the gate because the input emitter coupled pair stages will be 
cut-off. As with the F1DCHD2, this flip-flop requires high switching speeds. Therefore, its 
tree currents are increased to 600µA, yielding a typical power consumption for this gate of 
28m W including lmA load currents on the output nodes. 
As with the F1DCHD and F1DCHD2, upon adding two RCRIHD differential inverters to the 
F2DAHD Mux-type flip-flop, the F2DCHD positive edge triggered Mux-type flip-flop with 
asynchronous clear is implemented as shown in figure #20. The addition of this differential 
inverters is done the same as in the F1DCHD and F1DCHD2 flip-flops, and they perform the 
same with a logic high on CLX in conjunction with a logic low on CLXN to clear both the 
master and slave latches and pull the QX/QY outputs to logic lows and the QXN/QYN outputs 
to logic highs. The problem with dual tree currents also exists with this flip-flop. Therefore, 
the clearing of this gate will be done only when the CKY input and DOXJDIX data inputs are 
logic lows. The typical power consumption for this gate is 32m W including the lmA load 
currents on the output nodes. 
The last internal bu~lding block is the F5DAHD Three stage tlip-flop
1 which ·consists of a 
cascade of a F3DAHD data latch and a F1DAHD D-type flip-flop as shown in figure #21. 0 
This flip-flop is used in the demultiplexing stages of the Time Division· Demultiplexer and its 
application as will be seen in chapter 7, has its EY and CKY inputs connected and its EYN 
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and CKYN inputs connected. Therefore, when the EY /CKY input is a logic high,. the 
first 
stage data latch acquires new data while the first stage of the FIDAHD is latched and inh
ibits 
this new data from effecting the outputs QX and QXN. As the EY/CKY input has a negative 
falling edge, the F3DAHD latches whatever data it had acquired and holds it stable while
 the 
first stage of the F1DAHD moves into an acquire mode. Meanwhile, the last stage of
 the 
,, 
F1DAHD is latched and inhibits the transparent flow of this new data to the outputs. W
hen 
the EY/CKY input has its next rising edge, the first stage of the FlDAHD holds the new 
data 
that it acquired from the F3DAHD data latch while the second stage becomes transparent 
and 
enables this new data to propagate to the outputs QX and QXN. Furthennore, once the 
EY /CKY input completes its rising edge, the F3DAHD data latch begins acquiring new data
. 
On a macro level, this flip-flop effectively is a negative edge triggered flip-flop that delays
 the 
delivery of its captured data until the following rising edge clock edge. The typical po
wer 
consumption for this gate is 21mW including 300µA load current sources on the output no
des 
instead of lmA current sources like the other internal building blocks. 
In total, there are three ECL level input buffers and two ECL output buffers. The EI1Nl i
nput 
buffer as shown in figure #22, functions as a single sided ECL inverter as described earlie
r in 
figure #9, and it consumes 9mW of power assuming 500µA of load current on each of 
the 
output nodes. EBI1Nl as shown in figure #23, functions as a RCRIHD differential ECL
 
inverter as described earlier in figure #12, and it consumes 12mW of power with lmA cur
rent . 
sources on each of its output nodes. The last of the input buffers is the EBCB differe
ntial 
clock driver as shown in figure #24. This buffer also functions as the RCRlHD. Howeve
r, it 
is designed to drive high speed internal clock nodes and therefore it consumes 60m W of po
wer 
including the 2mA of load current for each output node. The output buffer XlMN 
is a 
" 
differential non-inverting output buffer as shown in figure #25. It functions just like the 
RCRIHD except the inverting side of the circuit has been eliminated. This buffer consu
mes 
20m W of power. The last output buffer is the XBMB and is shown in figure #26. It 
also 
functions just like the RCRlHD except the IXP and IXN inputs are level shifted through a 
common collector amplifier to provide a current gain stage to drive the high speed l
arge 
transistor emitter coupled pair of Q16A and Q16B. This current gain stage also helps maintain 
a 50% switching duty cycle at the outputs assuming that the inputs are a controlled 50
% 
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jitter results are analyzed for the Time Division Multiplexers outpuL Toe power consumption 
for this buffer is 67mW. 
50 
,; .• 
6. 8 Channel to 1 Channel Bit Interleaving Time Divmon Multiplexer 
The 8 Channel to 1 Channel Bit Interleaving Time Division Multiplexer is a full differential 
ECL circuit with 400m V imemal logic signal swings. It combines eight 300MHz data channels 
into a single 2.5Gbit/s continuous serial data bit stream and consists of 11 inputs and 6 outputs 
as shown in figure #27. Eight of the inputs are the data channels MDATAO-MDATA7. The 
multiplexing of these input channels is controlled by a 3 bit ripple counter shown in figure 
#28, which is clocked by the input 2.5GHz differential sinusoidal input clock CLKPM and 
i 
CLKNM. For testing purposes, input CLRM is required to clear the ripple co11nter and get the 
internal signals MCKY2P, MCKY4P, and MCKY8P into knoWD states. The multiplexed data 
produced by the circuit is transmitted from the son differential outputs OUTP and OU1N. 
Each new word of infonnation transmitted is framed by the son differential frnme clock output 
from FR.PM and FRNM. Furthennore, the circuit also supplies a differential version of the 
,, 
input 2.5GHz clock which can be transmitted along with the output data stream from the 
TRPM and TRNM differential outputs. 
To avoid confusion, the analysis of this circuit will be done with reference to the positive 
versions of the differential signals since these are defined to be complementary. To begin, lets 
look at the 3 bit ripple counter which is the neive center of the design. The counter consists of 
a cascade of three flip-flops with clears (FIDCHD, F1DCHD2), the Q outputs of which are set 
to logic zeros by a positive voltage pulse applied to the external CLRM input Since each D 
flip-flop has its true data input connected to its complementary output (i.e Toggle mode), each 
positive voltage transition on the CKY inputs will cause the D flip-flops to toggle their Q 
outputs into an opposite logic state. Therefore, after the clearing of the counter, the first 
positive voltage transition at the input CKPM will cause the D flip-flop MFFI to toggle, 
resulting in CKY2PM to move from a logic low state to a logic high state. This positive 
transition will then trigger the D flip-flop MFF2 to toggle sending its Q output CKY4PM into 
a logic high state. Finally, the positive voltage transition of CKY4PM will toggle the D flip-
flop MFF3 which will cause the Q -output of the last stage CKY8PM to go to a logic high 
state. In total, the single clock edge from CKYPM causes the counter to move from a binary 
count of O (000) to a count of 7 (111). Furthennore, with every positive transition with 
CKYPM after this time, the MFFI flip-flop output will toggle producing a clock signal of · 
1.25GHz on signal CKY2PM at half the frequency of the 2.5GHz CKYPM input clock. 
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Likewise, the .. CKY4PM clock signal will be a 625MHz clock signal which is haJf 
of the 
CKY2PM clock frequency, and finally the CKY8PM clock signal will be 312MHZ
. An 
important point to be remembered however, is the gate delay worth of time oetween the
 change 
of logic states of each of the clocks. The beauty behind this gate delay is better und
erstood 
upon analyzing the combination of the 8 input data channels to 4 data channels by 
the fust 
stage of (F4DAHD) mux latches ML1-ML4. 
To begin, a single delay line is used to control the input high speed clock in order to -align t
he 
MCKY8P and MCKY 4P clock signals with the eight 300MHz data channels in
put on 
MDATAO-MDATA7 to the first stage of mux latches MLl-MI.A. This stage then carefu
lly 
I 
combines these eight channels of data into the 4 channels MUX04P, MUX26P, MUXIS
P, and 
MUX37P. Focusing on MLI, its select leads are controlled by the 312MHz clock
 signal 
MCKY8P, while the data enable is controlled by the next higher frequency 625MHz cl
ock 
signal MCKY 4P. When MCKY8P is in a logic low state, the mux latch will acquire da
ta from 
input MDAT AO, and when it is in a logic one state, the mux latch will acquire data from the 
other input MDATA4. The 625MHz clock MCKY4P will control the latching of the data from
 
--
the input data channels when it is in a logic high state, and will enable data through the lat
ch 'i 
transparently to MUX04P when it is in a logic low state. This is the beauty of the gate de
lay 
of the ripple counter as shown in the timing diagram in figure #29. The 312MHz clo
ck will 
always change state to select new data a gate delay after the 625MHz clock has latched the
· 
present data. 
This method is repeated in the second stage of mux latches ML5 and ML6 where the 4 dat
a 
channels consisting of the previous 8 bits of data are combined into the 2 data c
hannels 
MEVENP and MODDP. The selecting of the 4 channels of data is perfonned by the 625MH
z 
clock MCKY4P, which previously controlled the latching and enabling of the data thro
ugh the 
first stage of mux latches. The latching and enabling of the data in the mux latches ML5 and 
ML6 is controlled by the 1.25GHz clock MCKY2P. Again,· as in the first stage, the selec
t 
clock MCKY4P will not change state to select new data until a gate delay after the MCKY
2P 
clock ·has latched the present data being selected. The third and final stage of multip
lexing 
consists of the (F2DAHD) mux flip-flop MFF4, _which takes the 2 data ~hannels MEVENP and 
MODDP and interleaves a bit from each channel creating a serial data bit. stream. No
te, that 





__ I __ -- -~ 
( 
previously controlled the latching and enabling of the previous stage. The clocking of the data 
into the mux flip-flop is perfonned by the 2.5GHz clock which also controls the 3 bit ripple 
counter. Since the flip-flop is positive edge triggered, with every positive transition of the 
CKPM 2.5GHz clock, the flip-flop MFF4 will latch and hold the data bit which is being 
selected by the 1.25GHz clock MCKY2P. Immediately following this transition, the MCKY2P 
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Figure #29. First Stage of Multiplexing Operation 
( 
bit to be latched. The mux flip-flop is required in this final stage over a mux latch to protect 
against edge jitter and meet the requirements listed previously in the system specifications. If a 
,.-
m ux latch were used, the duty cycle on the 2.5GHz clock CKPM would have to be .accurately 
controlled 50% duty cycle to maintain equivalent widths of each output bit By using a flip- ·· 
flop, only the control of a -periodic rising edge of the 2.5GHz clock CKPM is required, 




The differential frame clock FRPM and FRNM serves two purposes. First, t
he positive 
. 
transitions of FRPM signify the beginning of a new byte to be transmitted, produc
ing what is 
known as a framing pulse around the transmitted data. Secondly, this clock c
an be used 
external to the circuit to control the delivery of new byte of data to the Tim
e Division 
Multiplexer by clocking an external register that holds the 8 channels of 
data to be 
., 
mulµ,plexed. The timing for this is perfect since the first stage of mux latches ML
I-ML4 will 
be ready to accept a new word of data well before the frame clock propagates off c
hip to clock 
the register which will supply the new data word. TIie differential transmit clock 
TRPM and 
TRNM serves only as a convenience to the system designer in order that a seco
nd 2.5GHz 
crystal can be eliminated for the Time Division Demultiplexer by making use of t
his transmit 
clock to drive the CKPDM and CKNDM clock inputs of that circuit. Since th
is clock is 
intimately related to the transmitted data, it is conceivable that upon transmitting
 this clock 
followed by a clock recovery scheme, this signal could then drive the Tim
e Division 
Demultiplexer, and possibly eliminate the need for the shifting of data in time 
and space. 
However, as will be seen in the next chapter which describes the operation o
f the Time 
Division Demultiplexer, the shifting provision in conjunction with an extra 2.5GHz crystal is a 
much more practical solution over the added expense of using a second transmiss
ion line for 
the transmit clock. 
As will be seen later in chapter 8, the layout of this circuit requires the use of th
ree separate 
Band Gap reference circuits each of which consumes 38m W of power. Upon incl
uding these 
with the rest of the circuit, a typical power consumption "of 0.667W results. In com
parison to 
an equivalent N'l*I' 8: 1 channel Time Division Multiplexer, 
1 this design uses 6 fewer slave 
latches resulting in a power savings of 36mW, which is 5% of the total power consu
mption of 
the multiplexer circuit. In retrospect, this circuit meets all of the specifications 
and system 
requirements listed previously and latter simulations in chapter 9 will demonstr
at~ typical 
circuit operation at 3.2Gbit/s. 
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7. 1 Channel to 8 Channel Time Division Demultiple:x,r 
The 1 channel to 8 channel Time Division Demultiplexer separates a 2.5Gbit/s si
ngle 
i 
continuous serial stream of data into ·eight 300MHz data channels. In total, the circuit 
has 8 
inputs and 10 outputs as shown in figure #30. As with the Time Division Multiplexer, tw
o of 
the inputs, CLKPDM and CLKNDM, are used to apply a 2.5GHz ECL level differe
ntial 
sinusoidal input clock to the circuit to clock a 3 bit ripple counter. A clear input, CLRD
M, is 
also necessary for testing purposes to clear tlie counter into a known count state. Three
 of the 
last five inputs, SHIFI'l, SHIF12, and SHIFl'4, control the count sequence of the 3 bit 
ripple 
counter by either enabling or inhibiting the toggling of each stage. Finally, the last two in
puts, 
" 
DATAP and DATAN, are used to supply the 2.5Gbit/s ECL level differential data bit stream
 to 
the circuit. Of the 10 outputs, eight of them represent the eight 300MHz demultiplexed
 data 
" 
channels, DATAO-DATA7. They supply bytes of data framed by the ECL level differ
ential 
outputs, FRPDM and FRNDM, which are a divide by ~. version of the input 2.5G
Hz 
differential clock. 
As with the multiplexer, only the positive ·sense of the differential signals will be disc
ussed 
since the signals are defined to be complementary. We will begin the analysis of the ci
rcuit 
with the 3 bit ripple counter shown in figure #31. This counter differs slightly from
 the 
counter described for the multiplexer in the previous chapter, in that it has a second mo
de of 
operation besides the ripple count mode. When the external circuit inputs SHIFfl-SHIF1
'4 are 
in· a logic low state, the SOY inputs to the three (F2DCHD) mux flip-flops DMFF1-DMFF3 are 
Ii 
biased to a logic high state which selects the DIX data. The DIX input of each flip-f
lop is 
connected to its own QXN output placing the counter into a toggle mode of operation as was 
previously described for the Time Division Multiplexer. Therefore, when the 2.5GHz c
lock 
input CLKPDM clocks the flip-flop DMFFl, the output DMCLK2P will be a 1.25GHz c
lock 
signal which will then drive DMFF2. In tum, the DMFF2 output will be a 625MHz c
lock 
signal, DMCLK4P, which will then drive the flip-flop DMFF3. Finally, DMCLK8P will be 
a. 
312MHz clock signal generated by flip-flop DMFF3 which becomes the frame clock FRP
DM, 
·' 
and controls the final output of data. The second mode of operation is the toggle inhibit 
mode · 
which occurs when either or all of the external circuit inputs SHIFl'l-SHIFl'4 are in 
a logic 
high state. This results in the SOY inputs to the three mux flip-flops DMFF1-DMFF3 
to go 
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FIGURE #31. THE 3 BIT RIPPLE COUNTER FOR THE DEMULTIPLEXER 
•• 
.J 
QX output of the same flip-flop, then with every positive triggering clock edge, the flip-flop / 
will re-read the old data and the toggle will be inhibited. Each of the three flip-flops c
an be 
controlled independently, with SHIFI'l controlling DMFFl, SH1FI2 controlling DMFF'2
, and 
SHIFl'4 controlling DMFF3. This is necessary in order that shifts in ti.me and space o
f the 
input data can be perfonned in one, two, or four bit increments to realign the data wit
h the 
proper output data channel within the proper byte of infonnation. For example, a logic h
igh at 
the ""SHIFl'l input just prior to a positive active clock edge on CLKPDM will disable the 
toggling of flip-flop DMFFl. This will result in the redirection of the data headed fo
r the 
DATAO output.to to to the DATAI output. Likewise, DATAl 's data will go to DATA2, .
.. ,and 
DATA7's data will go to DATAO. This not only describes a shift in time of one 
bit of 
infonnation for outputs DATAO-DATA6, but also describes a shift in space where data bi
t8 of 
one byte of infonnation becomes bitO of the next byte of infonnation. Note, that this feat
ure is 
very helpful to the systems designer for it allows for not only single bit shifts in tim
e and 
space, but any increment between 1-7 bits by using combinations of the external shift in
puts. 
Now that the examination of the two modes of operation for the 3 bit counter is complete
d, the 
remainder of the Demultiplexer's logic can be examined along with how the ripple co
unter 
interfaces with that logic to control the separation and data channel alignment of the 
input 
serial stream of data. 
To begin, the 2.5Gbit/s differential input data enters the circuit at the inputs DAT AP
 and 
DATAN. A single delay line is necessary for either the clock or data inputs prior to the
 chip 
to align the changing ''edges of the data with the inactive falling edges of the clock CKPD
M as 
shdwn in figure #32. This data is then amplified by, the differential input buffer BDATA
 and 
is directed to the inputs of DMFF4 (FlDAHD) and DML1(F3DAHD). These two function 
blocks are controlled in parallel by the 1.25GHz clock signal DMCLK2P as shown in th
e 
circuit fig\lre #30. Since DM~K2P clocks the CKYN input of the flip-flop DMFF4, then 
with every negative falling edge of the clock DMCLK2P the data bit on signal DMUX
Ol"7P 
will be transferred through to DMEVENP. The data latch OMLI operates differently. 
Since 
DMCLK2P controls its EYN input, with every logic low s,tate on DMCLK2P data bits
 from 
DMUXOl.-7P will be allowed to move transparently through the data latch to signal DMO
DDP. 
Furtlre11nore, a logic high state on DMCLK2P will latch whatever data bit is located with
in the· 








The following wavefonns in figure #32 describe this first stage. A close examination shows 
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Figure #32. First stage of the Demultiplexer 
/.,, 
the Dl\1FF4 flip-flop separating out every other even bit of data and channeling the inform
ation 
onto the signal DMEVENP, while the data latch OMLI separates out every other odd b
it of 
data and channels the infonnation onto the signal DMODDP. This also reit~rates the nee
d for 
the exterior delay line which controls the amount of setup time for the odd data bits pri
or to 
the data latch OMLI. If the delay is aligned such that changes of data occur just after the 





data to OMLI. However, the maximization of this setup time minimizes the hold time for' 
the 
. even bits of 'data being captured by the flip-flop DMFF4. This explains the logic behin
d 
. aligning the data changes to the falling clock edges of CKPDM to allow for equal setup and
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Figure #33. Second Stage of Demultiple, 
After the input data has been separated onto signals DMEVENP and DMODDP, they are . 
directed to the second demultiplexing stage consisting of two parallel first stages all of which 
are controlled by the 625MHz clock DMCLK4P shown in figure #30. Again, let's analyze the 





the even data bits on signal DMEVENP are separated by the (F1DAHD) flip-flop DMFFS and 
(F3DAHD) data latch DML2. The bits O and 4 get channeled to the signal DMUX04P on 
negative clock edges of DMCLK4P, while bits 2 and 6 get channeled to the signal DMUX26P 
DMCLK4P I I I I 
** * 
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DATA! 
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with logic low levels on DMCLK4P. Likewise, the data bits on signal DMODDP are 
separated by the (F1DAHD) flip-flop DMFF6 and the (F3DAHD) data latch DML3, and the 
bits 1 and 5 get channeled to the signal DMUX15P on negative clock edges of DMCLK4P, 




The third and final demultiplexing stage consists of 4 parallel first stages all controlled by the 
312MHz clock DMCLK8P as shown in the figure #30. However, in this final stage the data 
latch is replaced with a Three Stage flip-flop (F5DAHD). This flip-flop is necessary for the 
' 
realignment of data bits 0-4 such that all 8 bits of data will arrive at the outputs concurrently 
after positive clock edges of DMCLK8P. For simplicity, since the even channel outputs opera
te 
identically to the odd channel outputs, only the signals DMUX15P and DMUX37P will be 
explained in the following wavefonns shown in figure #34. Note, that the (F5DAHD) flip-
flops DMFFI 1 and Dl\,1F'Fl3 capture and hold the data bits located on the signals DMUX15P 
and DMUX37P respectively with every negative clock edge of DMCLK8P. These data bits are 
stored' in the first stage of the flip-flop until the following rising clock edge of DMCLK8
P, 
during which time the data bits are transmitted to the second and· thircl stages of the flip-flop 
and finally to outputs DATAl and DATA3 respectively. On the other hand, the (F1DAHD) 
flip-flops DMFF12 and DMFF14 only capture data bits from signals DMUX15P and
 
DMUX37P with every positive rising clock edge of DMCLK8P, therefore they effective
ly 
ignore the ptevious data bit which is captured by the Dl\,1F'Fl l and DMFF13 flip-flops. 
Furthennore, instead of holding the data bit until the next clock edge of DMCLK8P, these 
flip-flops transmit the data bits immediately to outputs DATA5 and DATA? respectively. 
Since all of the flip-flops transmit data bits to the outputs on positive clock edges of 
DMCLK8J?, along with the fact that the layout of the slave latches are identical for both the 
F5DAHD and FlDAHD flip-flops, results in the 8 bits of data arriving at the outputs in
 
parallel which minimal skew across all outputs. The DMCLK8P clock is also buffered throug
h 
the differential ECL inverter (RCRIHD) BUFIDM and the output buffer BFRDM where it 
becomes the frame clock FRPDM and FRNDM. The differential inverter is necessary to mat
ch 
the delay that the data bits experiences traversing the slave latch of the flip-flops, so as to
 
minimize the skew between the frame clock and the output data bits. 
As will be seen in the next chapter, the layout of this circuit requires the use of four separate 
Band Oap reference circuits each of which consumes 38m W of power as previously describe
d 
for the Time Division Multiplexer. Upon including this power with the rest of the circuit,
 a 
typical power consumption of 0.77W results. In comparison to an equivalent N'I*I' 1:8 channel 
Time Divisio~ Demultiplexer, 1 this design use!_ 12 fewer slave latches resulting in a pow
er 
·u 






circuit. In retrospect, this circuit meets all of the specifications and system requirements listed 
previously and latter simulations in chapter 9 will demonstrate typical circuit operation at 
3.lGbit/s. 
-
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8. XY Mask Layout of the Integrated Circuit 
A cell based sem,i-custom approach was used in the layout of the integrated circuit which 
consists of· both the Bit Interleaving Time Division Multiplexer and Time Division 
Demultiplexer. This type of. an approach leaves the designer with the most flexibility in 
0 
' 
placement and routing of the completed internal building blocks since the internal" standard cell 
diffusion set is used ·as a common template for each of the internal building blocks to be 
interconnected upon. Therefore, with a common lp~c template, the designer is free to place 
any of the internal building blocks anywhere an unused standard cell template exists similar to 
the Motorola MCA3 series third generation ECL Macrocell gate' array approach which consists 
of an internal cell of 76 transistors and 76 resistors which is divided into quadrants.11 ,· 
However, in this gate array, the diffusion is fixed and rows of logic cells cannot be moved to 
accommodate the routing interconnect in the channel. In this semi-custom approach, the logic 
rows consisting. of the internal cell can be moved because the diffusion set is not fixed. The 
drawback to this approach is the potential of increased parasitic routing resistances and 
capacitances within a building block layout because of the choice of the n11mber of transistors 
and resistors within the standard cell and the placement of these elements to fonn the template. 
However, if the standard cell is constructed wisely this drawback can be minimized. 
The standard cell, shown in figure #35, for this work consists of 22 transistors, 6 2kn resistors, 
12 1.51kn resistors, and 4 6000 resistors. This selection of components was done in order 
that the use of a single template for the layout of the F3DAHD data latch and a double 
/ 
template for the layout of the F1DCHD positive edge triggered D-type flip-flop would produce 
the most optimum layouts for. these building blocks. This happens to provide very optimized 
layouts for the other internal building blocks as well, since the data latch is the underlying 
circuit in all but one of the internal building blocks as was found in chapter 5. The RCRlHD 
differential inverter has the worst of the layouts, but it is only used in both circuits as a low 
frequency buffer. A similar concept was used with the buffer building blocks, where a 
common buffer standard cell diffusion template, shown in figure #36, consisting of 22 various 
.. 
sized transistors, 2 schottk.y diodes, and 26 various sized resistors was devel9ped. This buffer 
')\ 
standard cell can accommodate any of the 5 buffer building blocks, by also making use of 
single or double placements of this template. 'I lie buffers which require double placements of ··· 
' 
this buffer.standard cell hapgen to have differential inputs and or outputs, there~ore, the 
66 
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standard buffer cell is constructed such that side-by-side placements result in an overall 
symmetric buffer. 
Once these two standard cells are developed, a diffusion set for the overall gate array is put 
together as shown in figure #37. The final chip size is approximately 120 mils by 120 mils "'· 
and is limited by the bond pad to bond pad spacing as well as the manufacturable wirebond 
length from the die to the TriQuint ceramic package. 12 Because of this pad and wirebond 
limitation, the internal area of the chip becomes larger than it need be. Despite this, the area is 
filled with internal standard cells even though it is known that many of them will be unused. 
In total, 40 buff er standard cells are placed around the periphery of the die to handle the 40 
possible 1/0 pins of the package, along with 4 Band Gap regulators, located in the middle of 
t--.. 
·---
each side of the integ;iea circuit. Internally, 6 identical logic rows are constructed each 
consisting of 20 internal standard cell templates with a supporting Band Gap regulator in the 
. middle of the row. Once the die diffusion set is fixed, the individual Multiplexer and 
, ·F 
Demultiplexer layouts are started by placing the defined building blocks onto a unused standard 
cell site with the results shown in figure #38. 
The Time Division Multiplexer is placed and routed on the top half of the integrated circuit, 
leaving the bottom half of the die for the Time Division Demultiplexer. The Multiplexer only 
uses two of its three allotted logic rows, while the Demultiplexer uses all three of its allotted 
rows. Two critical timing issues were addressed during layout of the Multiplexer circuit. 
First, from the logic discussion in chapter 6, it is apparent that the high speed clock path be 
made as short as possible to the first stage of the ripple counter MFFl, and the output Mux-
type flip-flop MFF4, as well as the output data path from MFF4 to the output buffer BOUT. 
Therefore, these two internal building blocks are placed as close as possible to the clock buffer 
BCLKM and the output buffer BOUT at the top center of the die. Furthermore, since the most 
,, 
critical high speed timing relationship on the circuit exists between MFFl and MFF4, both 
circuits are controlled by a common Band Gap Regulator. The second timing issue resul~, 
from the system specification that only one delay line be used to align the high speed clock to 
the 8 data channels. This places a requirement on the circuit that all 8 data paths to the first 
stage of the multiplexer have equivalent setup and hold times. A large pan of this time is 
manageable by choosing identical buffers and controlling all of them with the same Band Gap 
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capacitances of the input data channels after they have propagated through the input buffers. 
Therefore, by selectively routing each of these signals, making use of the two different metal 
;J 
level capacitances, all of the signal capacitances are matched to 0.5 picofarad (pF) accuracy. 
Two critical timing issues were addressed with the layout of the Demultiplexer as well As 
with the Multiplexe~, the input high speed clock path and data path are critical and should be 
shortened. Therefore, the first stage of the ripple counter DMFFl and the first stage of the 
demultiplexer are placed as close as possible to the BDAT A and BCLKDM differential input 
buffers. · Furthennore, these building blocks are placed as close as possible to· each other in 
order to maximize the perfonnance between the counter and this demultiplexing stage. One 
might question why these building blocks are not placed similar to the approach taken with the 
Multiplexer in the top half of the chip. This can't be done as a result of the second critical 
timing· issue of the less than lOOpsec skew between the 8 output data channels. The only way 
to minimize the skew, is to place all of the flip- flops in the last stage of the demultiplexer as 
close as possible to their respective output buffer and control them with the same Band· Gap 
Regulator. Furthennore, all of the 8 output buffers must be in close proximity and need to be 
controlled on the same Band Gap Regulator as well The only place on the integrated circuit 
where all of these conditions can be met is in the bottom logic row as shown in figure #34. 
As with the multiplexer, routing capacitance matching is done between the last stage flip-flops 
and their output buffers to further minimize the possible skew, resulting in a O.lpF matching of 
capacitances on these signals. 
-
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9. Circuit Simulation Results 
The connectivity of both circuits along with the parasitic routing capacitances were extracted 
from the layout of the integrated circuit and were simulated using a SPICE like simulation tool 
called ADVICE. Due to constraints on the length of the possible simulation, with the Tune 
Division Multiplexer, DC ECL low levels of -1.6 volts we~ applied to the mdataO, .. mdata3, 
mdata5, and, mdata7 inputs, while DC ECL high levels Ji\as volts were applied to the other 
four inputs. These input conditions were chosen in order that the pseudo random wavefonn 
01100101011001010 be applied to the final and most critical stage of the Multiplexer (i.e 
MFF4) to verify its functionality and frequency performance over the spectrum of po~ible 




should be input to the entire circuit to verify the functionality and frequency l)Crformance of all 
of the stages of the Multiplexer. However, this would have resulted in lengthy and expensive 
', 
simulations, that most likely would not have produced any new infomlation. On the other 
hand, simulations for the Time Division Demultiplexer were done the following input pseudo 
random wavefonn 010110011010010011111 which ideally tests this circuit over the specttum 
of possible signal frequencies. 
! 
Both circuits were simulated at 2.5Gbit/s data rates over the following typical, worst case fast, 
and worst case slow conditions, shown in Table 1. 
Worst Case Fast Typical Worst Case Slow 
VEE Power Supply -5.7 volts -5.2 volts -4.7 volts 
Transistor Gain 200 125 50 
Sheet Resistance -20% nominal +20% 
unction Capacitances -5% nominal +5% 
mbient Temperature 100 degrees C 25 degrees C 0 degrees C 
<.:-, 
TABLE 1. Simulation Conditions 




\ , .... both i1'kuits stop functioning. The results of these simulations follow. · 
. The simulation results for the Time Division Multiplexer are shown in figures #39 - #45. First, 
figure #39 demonstrates a typical circuit functionality with an output pseudo random data rate 
of 2.5Gbit/s. Note, that the first bit of the transmitted byte begins at 4.5 nanoseconds, and 
frmn this point on the positive sense of the data stream is 01101010011. The positive frame 
clock edge which signifies · the beginning of a new byte ·of infonnation I is delayed 500 
picoseconds by the delay through the three stages of the ripple counter, the differential 
RCRIHD inverter, and the output differential buffer. Depending on re system designers 
application, this delay could be tolerable. Otherwise, decoding of the ripple counter could be 
done in order to produce a rising frame clock to meet any system design. The simulation 
ouq,ut for ¢!~ transmit clock shows a 2.5GHz sinusoidal wavefonn 600m V p-p. This degraded 
signal swing is a sign that the output buffer has run out of bandwidth, and needs to be 
redesigned to handle higher frequencies if the system designer choose to make use of this 
clock. Figure #40 is an exploded view of the output data stream demonstrating a controlled 
data crossover point of -1.25 volts which is exactly 50% of the signal amplitude. This figure 
also shows a very controlled peak to peak signal height well within the +/- 200m V 
specification, as well as 150 picosecond rise times and 100 picosecond fall times. The single 
400 picosecond pulse, resulted in deviations of the zero crossing intervals from the fastest 
pulse to the slowest pulse of 28ps which represents 7% worth of edge jitter. The 800 
picosecond pulse zero crossing intervals are much better controlled with a worst case deviation 
• 
of 23ps which represents 3% edge jitter. Figure #41 represents the functionality of the Time 
Division Multiplexer under worst case fast conditions. Note, that the same data stream is 
produced, and the orientation of the rising frame clock is much better since the internal delays 
are faster. Likewise, the higher simulated gains in this condition improves the bandwidth of 
the transmit buffer producing a solid 2.5GHz 800mV p-p sinusoidal wavefonn. Figure #41 
gives a exploded view of the output data stream, which shows the cross over point has moved 
)• "-
to -1.19 volts which is still at 50% of the over all signal amplitude. This figure also 
demonstrates good control of pulse width and amplitude variations for minimal signal jitter. 
Figures #43 & #44 demonstrate the same results for the circuit under worst case slow 
conditions with the only concern being the slower delay of the rising edge of the frame clock 
-/) 
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the 3.2Gbit/s peak typical frequency that the circuit is expected to operate. Above this 
frequency, the first stage of the ripple counter fails to toggle correctly and shuts down the 
operation of the entire circuit. 
Toe simulation results for the Time Division Demultiplexer are shown ~ figures #46 - #51. 
First, figure #46 shows four bytes of information output from data0-data7. These bytes are a 
demultiplexed version of the 2.5Gbit/s pseudo random waveform 01011001101001001 l 1 l l. 
The first logic low bit is output from data6 during byte "A" at 5ns., followed by the second 
logic high bit on output data?. The next 8 bits of information 01100110 are output during byte 
"B" at 8ns on data channels O through 7. Likewise., this byte of infonnation is followed by 
byte "C" at 11.2ns consisting of the next 8 data bits 10010011. Fmally, the last of the 
infonnation arrives in byte "D" at I 4.4ns. If the system designer had defined the first logic 
low bit as bit O of byte "A", then a simple shift of two could be done by taking input SHIFl2 
high during an input active clock cycle, and the data would be shifted in time and space and 
realigned with its proper output channel. Figure #47 demonstrates the skew results between all 
of the output channels and the frame clock., by overlaying all of the signaJs with the fra,,1e 
clock output FRPDM. Note., that this figure is an exploded view of the previous figure #46 
between 11 and 11.Sns. This point was chosen because it possessed the highest n11rober of 
simultaneous output transitions. In total, 6 of the 8 outputs changed state during this time 
period. From the figure, the amount of skew between all of the data channels is undetectable 
and there is less than 200psec skew between the frame clock and the data channels. This is 
considerably less than the system requirement of 2 nanoseconds. Figure #48 demonstrates the 
Demultiplexer's perfonnance under worst case fast conditions. The circuit functions exactly as 
it had under typical conditions by demultiplexing the input 23Gbtt/s pseudo random waveform 
to the 8 output data channels. Again, a simple shift of 2 can be perfonned to rea1ign the data 
if necessary. Measurement of the output data channel and frame clock still shows undetectable 
skew which is still undetectable between the data channels. Furthermore, the skew between the 
frame clock and the output data channels is reduced to almost lOOpsec which is still 
considerably less than the system requirement Figure #49 demonstrates the circuits 
perfonnance under worst case slow conditions. The results are identical to those under woISt 
case fast conditions with still undetectable data oµtput skews and 200psec frame clock to data ~ ' ' 
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Figure 48. 2.50Bit/s worse case fast output waveforms for Demultiplexer 
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This paper has described the design and layout of a Silicon Integrated Circuit consisting of a 
Bit Interleaving Time Division Multiplexer and Time Division Demultiplexer fabricated in 
,\ 
AT&T's BEST-I (Bipolar Enhanced Self-aligned Technology) process. The circuits follow a 
ripple counter controlled architecture first presented by M. Ida, et al. in August of 1989 for 
Nippon Telephone and Telegraph (NTI) in a 16 to 1 channel and 1 to 16 channel Time 
Division Multiplexer and Demultiplexer fabricated in the Galli11m Arsenide Technology. This 
work has managed to improve on the N1T design by adding a provision to the Demultiplexer 
,.;. 
for the shifting of the output data in time and space such that input bits of infonnation can be 
', 
realigned to their appropriate output data channel amidst the proper byte of infonnation. 
Furthennore, in comparison to an equivalent 8 to 1 channel and 1 to 8 channel N'I*I' design, 
this work consumes 13% less power by using 18 fewer data latches. This architecture was 
selected after the completion of a literature review which showed only one other common Time 
Division Demultiplexer Architecture and two other Multiplexer architectures. The Time 
Division Demultiplexer architecture followed a shift register approach, where the input data bit 
stream is serially shifted into an "N" bit shift register which in tum controlled the parallel 
output of data onto the "N" output data channels once the shift register was filled. After 
dumping, the cycle repeats until the register is again filled. One of the Multiplexer 
architectures investigated also followed this same approach, by parallel loading "N" input data 
~ channels into a "N" bit shift register, and then serially shifting the data bits off chip one 
bit at 
a time. Both of these are viable approaches and will meet all of the system requirements and 
specifications discussed in chapter 2, but the frequency at which they will operate is limited by 
the high fanout loading of the input high speed clock which must drive each of the flip-flops of 
the "N" bit shift register. The second Multiplexer architecture improves upon this frequency 
· problem by using a retiming approach of the high speed clock to remove the fanout problem. 
Thus, the high speed clock merely drives a 2 bit Johnson counter which when decoded and fed 
into a shift register, controls the select leads to an asynchronous multiplexer. Meanwhile, a 
·, version· of the clock edge which propag,ates through the counter and the shift register is equally 
delayed through a series of gates in order that the data which is selected can be reclocked by a 
final flip-flop before being transmitted. Although this architecture improves upon the clock 
-








The ripple counter architecture selected for this work does not.have the fanout issue of the high 
speed clock, nor does it have any critical timing issues that will vary from die lot to die lot. 
·This architecture is controlled by a simple 3 bit ripple counter, the first stage of· which is 
clocked by the high speed clock. In the Time Division Multiplexer, the outputs from this 
ripple counter control the select and enable inputs to a cascade of 2 to 1 channel data latches. 
The select and enable scheme is set up such that the enabling of the data to the latch is done at 
twice the frequency that the data is selected. This way, each Mux data latch manages to 
combine two data channels into one. Therefore, the first stage of the multiplexer which 
consists of four mux data latches, combines the 8 input data channels into 4. Likewise, the 
second multiplexing stage which consists of two mux latches combines the four data channels 
to two. Finally, a mux flip-flop is used in the last stage to multiplex the two channels to one 
before the data is serially transmitted from the circuit. The Time Division Demultiplexer 
operates in reverse of the Multiplexer by cascading demultiplexing stages which consist of a 
D-type flip-flop and data latch. Toe inputs of these two gates are driven in parallel by the 
input serial data stream, and they are clocked by a 1.25GHz clock created by the first stage of 
the ripple counter. On positive edges of this clock, even bits of data and taken from the data 
stream by the D-type flip-flop and are channeled to a second demultiplexing stage, and during· 
logic low conditions of this clock, the odd bits of data are directed through the data latch to a 
separate demultiplexing stage. Both of these second demultiplexing stages are then controlled 
by the same 600MHz clock output from the ripple counter. These stages repeat the 
demultiplexing function perfonned by the first stage and create four data channels out of the 
two that were input to them. These four data channels are then directed into the next 
, . 
. -~ .-,. 
demultiplexing stage which consists of 4 parallel stages equivalent to the first stage, except the 
data latch is replaced by a three stage flip-flop consisting of a data latch in series with of a D-
type flip-flop. This is done in order that the final output of data can occur in a parallel fashion 
with minimal skew between data channels. In effect, the three ~tage data latch delays . the 
output of its data bit until the D-type flip-flop is ready ·to output its bit which occurs on the 
positive clock edges of the 312MHz clock. Furthennore, with the addition of the SHIFl'l-
SHIFl'4 inputs, which either enable or disable the toggling of each bit of the ripple counter, the ~ 
output data can be redirected to different output data channels in order that the proper bit of 
91 
data arrives at the correct data channel output during the correct byte of info1D1ation._ 
In order to achieve the high speed data bit rates necessary for the operation of this circuit, these 
designs were implemented in a full differential ECL approach with a 400m V internal logic 
signal swing. This paper discussed the migration from the single-sided amplifier to the 
differential ECL inverter, and how a stacked logic approach was used to build the eight internal 
and five external input and output buffer building blocks necessary to perfonn the required 
logic. The layout of these blocks followed a standard cell internal and external template 
approach, which were then incorporated into an overall standard ceIVgate array die design. 
Finally, this paper concluded with the presentation of the simulation results showing circuit 
operation which met all of the system requirements and specifications listed in chapter 2. Toe 
Time Division Multiplexer easily achieved the 2.5Gbit/s output data bit rate over worst case 
fast, slow and typical processing. Furthennore, it produced pulses which had typically less that 
7% edge jitter. This virtually jitter-free output data-bit-stream also was shown to exist at 
3.2Gbit/s operation, which is the highest frequency at which the Multiplexer will operate before 
the first stage of the ripple counter stops functioning. The Time Division Demultiplexer 
showed equally impressive results with undetectable skew between output data channels at both 
2.5Gbit/s and 3. lGbit/s input data rates. Furthennore, the skew between the data channels and 
the rising edge of the frame clock is three orders of magnitude less than the 2 nanoseconds 
allotted in the system specifications. 
This Integrated Circuit comes at a time when many system designers are questioning the short 
telDl future of Gallium Arsenide circuits. Many Semiconductor houses are struggling with the 
high development expenditures for this technology which is riddle with many processing 
difficulties. This Time Division Multiplexer and Demultiplexer are designed in a viable silicon 
based process. Furthennore, upon analyzing the speed power graph in figure #52, originally 
presented ~Y M. Ida, et al. in the IEEE Journal of solid state circuits in August 1989, these two 
circuits presented· in this paper clearly top the charts of known Time Division Multiplexers and 
Demultiplexers second only to the 16-to-1 and 1-to-16 channel circuits by N'I*I'. 
Continuing research and design with the Bit Interleaving Multiplexer design described in this 
paper could lead to a circuit which could operate at over 6Gbit/s by replacing the flip-flop in 
the final stage of the Multiplexer with a mux data latch. As stated in chapter 6, this would 
92 
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require a very accurate internal high speed clock with controlled 50% duty cycles in order to 
manage edge jitter of the output data bit stream. Toe author, at this time, believes that this 
circuit perfonnance and control can be achieved, and with this advancement along with the 
further processing enhancements projected in BEST-2, silicon circuit perfonnance close to 
lOGbit/s operation may be realizable. 
--
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11. Appendices 
Advice Run Files 1 
*•******•**************************************************************** 
*this file represents the electrical connectivity for the 
*Bit interleaving Time Division Multiplexer 
************************************************************************* 
*************** Audit Summary for MUXCTR 
audits were NOT performed on 
**************** 
* Subcircuit mode 
* ************** SCHEMA Version:2.3.0 
this single page. 








(vbbxl,vbbyl,vcsl) ibg ;*handles buffers 
(vbbx2,vbby2,vcs2) ibg ;*handles top row 
(vbbx3,vbby3,vcs3) ibg ;*handles bottom row 








XMFF3 (vbbx2, vbby2, ~.rcs2, q3:::.cnm, q3xpm, clrxpm, clrxnm,mcky4p,mcky4n 
:q3xpm,mcky8p,q3xnm,mcky8n) FlDCHD 
xmff4 (vbbx2,vbby2,vcs2,mevenp,mevenn,moddp,moddn,mcky2p,mcky2n,ckpm,cknm 
+ : muxOt 7p, mu.:<:Ot 7n) f2dahd 
XBUF2M (vbbx2,vbby2,vcs2,q3xpm,q3xrun:framep,framen) RCRlHD 
*bottow row of logic 
xmll (vbbx3, ·Jbby3, vcs3, idO.:-cp, idOxn, id4xp, id4xn,mcky8p,mcky8n,mcky4n,mcky4p 
+ :mux04p,mux04n) f4dahd 
xml2 (vbbx3,vbby3,vcs3,id2xp,id2xn,id6xp,id6xn,mcky8p,mcky8n,mcky4n,mcky4p 
+ :mux26p,mux26n) f4dahd 
xm.13 (vbbx3,vbby3,vcs3,idlxp,idlxn,id5xp,id5xn,mcky8p,mcky8n,mcky4n,mcky4p 
+ :mu.~15p,muxl5n) f4dahd 
xml4 (vbbx3,vbby3,vcs3,id3xp,id3xn,id7xp,id7xn,mcky8p,mcky8n,mcky4n,mcky4p 
+ :mux37p,mux37n) f4dahd 
xm.15 (vbbx3,vbby3,vcs3,rnux04p,mux04n,mtL~26p,mux26n,mcky4p,mcky4n,mcky2n 
+ ,mcky2p:mevenp,mevenn) f4dahd 
xml6 (vbbx3,vbby3,vcs3,muxl5p,mu.~1Sn,mtL~37p,mux37n,mcky4p,mcky4n,mcky2n 
+ ,mcky2p:moddp,moddn) f4dahd 
*buffers 
XBCLKM (vbbxl,vbbyl,vcsl,clkpm,clknm:ckpm,cknm) EBCB 
XBclrm (vbbxl, vbbyl, vcsl, clrm: clr.:tpm, clrpy, clrxnm, clrny) EilNl 
xbdataO (vbbxl,vbbyl,vcsl,mdataO:idOxp,dOy,idOxn,dOyn) eilnl 
xbdata4 (vbbxl,vbbyl,vcsl,mdata4:id4xp,d4y,id4xn,d4yn) eilnl 
xbdata2 (vbbxl,vbbyl,vcsl,mdata2:id2xp,d2y,id2xn,d2yn) eilnl 
:::-cbdata6 (vbbxl, vbbyl, vcsl, mdata6: id6xp, d6y, id6xn, d6yn) eilnl 
xbdatal (vbbxl,vbbyl,vcsl,mdatal:idlxp,dly,idlxn,dlyn) eilnl 
xbdata3 (vbbxl,vbbyl,vcsl,mdata3:id3xp,d3y,id3xn,d3yn) eilnl 
xbdataS (vbbxl,vbbyl,vcsl,mdata5:id5xp,d5y,id5xn,d5yn) eilnl 
xbdata7 (vbbxl,vbbyl,vcsl,mdata7:id7xp,d7y,id7xn,d7yn) eilnl 
xbout (vbbxl,vbbyl,vcsl,mux0t7p,rnux0t7n:outp,outn) xbmb 
XBTRM (vbbxl,vbbyl,vcsl,ckpm,ckrun:trpm,trnm) xbmb 








xload2b (outn) ECLSO 
xlo3a (frpm) ECLSO 
:{lo3b ( frnm) ECLSO 
*load current sources 
XLOAD3 (mcky8n,vcs2) IlMA 
XLOAD3a (mcky8n,vcs2) ISSOUA 
XLOAD4 (mcky8p,vcs2) IlMA 











XLOADS (mcky4n,vcs2) IlMA 
XLOADSa (mcky4n,vcs2) ISSOUA 
XLOAD6 (mcky4p,vcs2) IlMA 
XLOAD6a (mcky4p,vcs2) ISSOUA 
XLOAD7 (mcky2n,vcs2) IlMA 
XLOAD7a (mcky2n,vcs2) ISSOUA 
XLOAD8 (mcky2p,vcs2) IlMA 
XLOAD8a (mcky2p,vcs2) I550UA 
::-cloaO (framep, vcs2) ISSOUA 
xloal (framen,vcs2) ISSOUA 
XLOAD15 (clrpy,vcsl) I300UA 
XLOAD16 (clrny,vcsl) I300UA 
XLOAD19 (dOy,vcsl) I300UA 
XLOAD20 (dOyn,vcsl) I300UA 
XLOAD21 (dly,vcsl) I300UA 
XLOAD22 (dlyn,vcsl) I300UA 
XLOAD23 (d2y,vcsl) I300UA 
XLOAD24 (d2yn,vcsl) I300UA 
XLOAD25 (d3y,vcsl) I300UA 
XLOAD26 (d3yn,vcsl) I300UA 
XLOAD27 (d4y,vcsl) I300UA 
XLOAD28 (d4yn,vcsl) I300UA 
XLOAD29 (dSy,vcsl) I300UA 
XLOAD30 (dSyn,vcsl) I300UA 
XLOAD31 (d6y,vcsl) I300UA 
XLOAD32 (d6yn,vcsl) I300UA 
XLOAD33 (d7y,vcsl) I300UA 
XLOAD34 (d7yn,vcsl) I300UA 
XLOAD35 (mux04p,vcs3) I300UA 
XLOAD36 (mux04n,vcs3) I300UA 
XLOAD37 (mux26p,vcs3) I300UA 
XLOAD38 (mux26n,vcs3) I300UA 
XLOAD39 (muxl5p,vcs3) I300UA 
XLOAD40 (muxl5n,vcs3) I300UA 
XLOAD41 (mux37p,vcs3) I300UA 
XLOAD42 (mux37n,vcs3) I300UA 
XLOAD43 (mevenp,vcs3) IlMA 
XLOAD44 (mevenn,vcs3) IlMA 
XLOAD45 (moddp,vcs3) IlMA 
XLOAD46 (moddn,vcs3) IlMA 
XLOAD47 (rnux0t7p,vcs2) IlMA 
XLOAD47a (mux0t7p,vcs2) I550UA 
XLOAD48 (rnux0t7n,vcs2) IlMA 
XLOAD48a (mux0t7n,vcs2) I550UA 
CAP/DIODE CARDS 
represents iteration #3 which went to mask shop 
on March 9, 1990 
CI15124 idOxn o capmod (51298. 926, 1023.500, 
CI15125 id4xn o capmod (56487.125, 1317.500, 
CI15126 id4xp 0 capmod (60491.227, 1389.500, 
CI15127 id2xp o capmod (43268.898, 1013.000, 
CI15128 id2:<:n o capmod (45653.500, 1045.000, 
CI15129 id6xn o capmod (33476.000, 770.000, 
CI15130 id6xp o ·capmod (36586.000, 820.000, 
CI15139 ckpm 0 capmod (4090.287, 67.625, 
CI15140 cknm 0 ( capmod (10637. 801, 181.000, 
CI15152 mcky8p 0 capmod t27590. 400, 468.000, 
CI15153 rncky8n 0 capmod (20314.551, 348.500, 
CI15154 mcky4p 0 capmod (35043.824, 612.750, 
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CI15156 mux04n 0 capmod ( 41253. 801, 896.000, 6')3.000) 
CI15161 mux04p 0 capmod (31283. 602, 662.000, 447.000) 
CI15163 mux26p 0 capmod (27116. 602, 572.000, 387.000) 
CI15168 mux26n 0 capmod (17146.400, 338.000, 231. 000) 
CI15179 mevenn 0 capmod (4105.400, 68.000, 51.000) 
CI15180 mevenp 0 capmod ( 4136 .156, 68.438, 51.500) 
CI15181 mcky2p 0 capmod ( 1101 7 • 675, 192.250, 139.500) 
CI15182 mcky2n 0 capmod (9961.825, 172.750, 126.500) 
CI15184 moddp 0 capmod ( 4165. 850, 69.500, 52.000) 
CI15185 moddn 0 capmod ( 4165. 850, 69.500, 52.000) 
CI15191 clrxnm 0 capmod ( 13281. 375, 221.250, 164.500) 
CI15192 clrxpm 0 capmod (8180.575, 135.250, 101.500) 
CI15199 qlxpm 0 capmod (6007.550, 108.500, 78.000) 
CI15200 mu.'"!15n 0 capmod ( 41253. 801, 896.000, 603.000) 
CI15201 muxlSp 0 capmod (31283. 602, 662.000, 447.000) 
CI15202 mux37p 0 capmod (27116. 602, 572.000, 387. 000) 
CI15203 mux37n 0 capmod (17146.400, 338.000, 231.000) 
CI15204 qlxnm 0 capmod (4921.475, 88.250, 64.500) 
CI15210 id7xn 0 capmod (36706. 898, 823.000, 560.000) 
CI15211 id7xp 0 capmod (33596. 898, 773.000, 521. 000) 
CI15213 id3:-cp 0 capmod ( 43268. 898, 1013.000, 681.000) 
CI15214 id3xn 0 capmod ( 45653. 500, 1045.000, 708. 000) 
CI15224 q2xpm 0 capmod (3079. 775, 49.250, 38. 500) 
CI15227 idlxn 0 capmod (57514. 324, 1191.500, 800. 000) 
CI15228 idlxp 0 capmod ( 60793. 023, 1245.500, 836. 000) 
CI15229 id5xp 0 capmod ( 68641. 023.,, 1605.500, 1076.000) 
CI15230 id5xn 0 capmod ( 64636. 926, 1533.500, 1028.000) 
CI15232 q3:-:pm 0 capmod (3079. 775, 49.250, 38. 500) 
CI15238 framep 0 capmod (6096.200, 104.000,' 75. 000) 
CI15240 framen 0 capmod (5556.200, 104.000, 75. 000) 
CK15259 mux0t7n 0 capmod (8272.525, 138.625, 106.000) 
CK15261 mux0t7p 0 capmod ( 11442. 976, 190.125, 146.000) 
CK16794 idOxp 0 capmod (54577. 625, 1077.500, 724.000) 
* 
* 
CQ17699 mux0t7n 0 capmod (20792.625, 1012.500, 688.500) 
CQ17700 mu."COt 7p 0 capmod (20268. 051, 948.750, 649. 000) 
CS17720 mevenn 0 capmod (7580. 525, 410.250, 282.500) 
CS17721 mevenp 0 capmod (10489. 856, 607.500, 414. 000) 
CW17899 idOxp 0 capmod (25669. 625, 1399.500, 942. 000) 
CW17900 idOxn 0 capmod (27197. 824, 1453.500, 978.000) 
CW17901 id4xn 0 capmod ( 12292. 025, 439.500, 302.000) 
CW17902 id4.>:p 0 capmod ( 11557. 625, 439.500, 302.000) 
CW17903 id2xp 0 capmod (31284. 350, 1554.000, 1045. 000) 
CW17904 id2xn 0 capmod (30770.801, 1491.000, 1006.000) 
CW17905 id6xn 0 capmod ( 44382. 051, 2445.000, 1639.000) 
CW17906 id6:-::p 0 capmod (44662. 301, 2436.000, 1636.000) 
CW17915 ckpm 0 capmod (61421.602, 4036.500, 2700. 000) 
CW17916 ckrun 0 capmod ( 53096. 461, 3441.375, 2306. 250) 
CW17926 mcky8p 0 capmod (65274.523, 3798.750, 2556.500) 
CW17927 mcky8n 0 capmod ( 66883. 703, 3978.000, 2670. 000) 
CW17928 mcky4p 0 capmod (74803.047, 4228.500, 2843. 000) 
CW17929 mcky4n 0 capmod ( 75824. 773, 4219.500, 2844.500) 
CW17930 mux04n 0 capmod (1750.325, 68.250, 54. 500) 
CW17934 'ffiUX04p 0 capmod (2680.925, 104.250, 78. 500) 
CW17936 mux26p 0 capmod (3622.550, 141.000, 103. 000) 
CW17941 mu."C2 6n 0 capmod (4553.150, 177.000, 127. 000) 
CW17948 mcky2p 0 capmod (35639. 727, 2181.750, 1466. 500) 
CW17949 mcky2n 0 capmod (35311.227, 2145.750, 1442.500) 
CW17950 moddp 0 capmod ( 13379. 675, 804.750, 545.500) 
CW17951 moddn o capmod (.-6323. 350, 1005.000, 679.000) 
CW17981 clr:-:nm 0 capmod ( 46757. 324, 2978.250, 2000.500) 
CW17982 clrxpm 0 capmod (47969.949, 3061.500, 2053.000) 
CW17985 ql:-cpm 0 capmod (5686. 250, 336.000, 233.000) 
• 
,• 99 
-CW17986 muxl5n 0 capmod (1761.350, 69.000, 55.000) 
CW17987 muxl5p 0 capmod (2691.950, 105.000, 79.000) 
CW17988 mux37p 0 capmod (3622.550, 141.000, 103.000) 
CW17989 mux37n 0 capmod (4553.150, 177.000, 127.000) 
CW17992 qlxnm 0 capmod (4376.525, 233.250, 164.500) 
CW17994 id7xn 0 capmod (41917.898, 2445.000, 1642.000) 
CW17995 id7xp 0 capmod (41637.648, 2454.000, 1645. 000) 
CW17996 id3xp 0 capmod (29253. 051, 1566.000, 1053.000) 
CW17997 id3xn 0 capmod (28739.500, 1503.000, 1014.000) 
CW18002 q2xpm 0 capmod (8513.150, 501.000, 343.000) 
CW18003 q2xnm 0 capmod (5344.350, 313.500, 215.000) 
CW18005 idlxn 0 capmod (24770.824, 1297.500, 874. 000) 
CW18006 idlxp 0 capmod (23242.625, 1243.500, 838. 000) 
CW18009 id5xp 0 capmod (8425.025, 235.500, 166.000) 
CW18010 id5xn 0 capmod (9159.425, 235.500, 166.000) 
CW18011 q3xpm 0 capmod (11779.550, 705.000, 479.000) 
CW18012 q3xnm 0 capmod (7585.425, 447.750, 304.500) 
CW18016 framep 0 capmod (7229.750, 441.000, 303. 000) 







vclrm clrm O table(Ops,-0.8v,300ps,-0.8v,500ps,-l.6v,100000ps,-1.6v) 
vclkpm clkpm O sin(-1.2 0.4 &frq) 
vclkrun clkrun O sin(-1.2 0.4 &frq O O 180) 
.set &frq=2.Se+9 
vmdataO mdataO O -l.6v 
vmdatal mdatal O -0.8v 
vmdata2 mdata2 0 -0.8v 
vmdata3 mdata3 0 -l.6v 
vmdata4 mdata4 0 -0.Bv 
vm.dataS mdataS 0 -l.6v 
vm.data6 mdata6 0 -0.8v 
vm.data7 mdata7 0 -l.6v 
* 
.END 
dmux - typical at T=25 degrees C 
.use /u3018/dbic/bestllib/advtyp.dat 
***************************************************************************** 













;*handles the top row of logic 
;*handles the middle row of logic 
;*handles the bottom row of logic 
*input buffers 
+ 
~~bclkdm (vbbxl, vbbyl, vcsl, clkpdm, clkndm: dmckp, dmckn) ebcb 
xbdata (vbbxl,vbbyl,vcsl,datap,datan 
:dmux0t7p,dm0t7py,dmux0t7n,dm0t7ny) ebilnl 










:dmux26p,dmux26n) f3dahd ~ 





+ :dmux37p,dmux37n) f3dahd 
xdmff6 (vbbx2,vbby2,vcs2,dmoddp,dmoddn,dmclk4n,dmcik4p 
+ :dmuxlSp,dmuxlSn) fldahd 
*middle row of logic 
XDMFFl (vbbx3,vbby3,vcs3,qlxpdm,qlxndm,qlxndm,qlxpdm,shlyp,shlyn,clrxpdm, 
+ clrxndm,clrxpdm,clrxndm,dmckp,dmckn:qlxpdm,dmclk2p,qlxndm,dmclk2n) £2dchd 
XDMFF2 (vbbx3,vbby3,vcs3,q2xpdm,q2xndm,q2xndm,q2xpdm,sh2yp,sh2yn,clrxpdm, 
+ clrxndm,clrxpdm,clrxndm,dmclk2p,dmclk2n:q2xpdm,dmclk4p,q2xndm,dmclk4n) f2dchd 
XDMFF3 (vbbx3,vbby3,vcs3,q3xpdm,q3xndm,q3xndm,q3xpdm,sh4yp,sh4yn,clrxpdm, 
+ clrxndm,clrxpdm,clrxndm,dmclk4p,dmclk4n:q3xpdm,dmclk8p,q3xndm,dmclk8n) f2dchd 
:-:bufldm (vbbx3, vbby3, vcs3, dmclk8p, dmclk8n: frq8p, frq8n) rcrlhd 
*bottom row of logic 
xdmff7 (vbbx4,vbby4,vcs4,dmux04p,dmux04n,dmclk8p,dmclk8n,dmclk8p,dmclk8n 
+ :dmuxOxp,dmuxOxn) fSdahd 
xdmff8 (vbbx4,vbby4,vcs4,dmu..~04p,dmux04n,dmclk8p,dmclk8n 
+ :dmux4xp,dmux4xn) fldahd 
xdmff9 (vbbx4,vbby4,vcs4,dmu..~26p,dmux26n,dmclk8p,dmclk8n,dmclk8p,dmclk8n 
+ :dmux2xp,dmux2xn) fSdahd 
:-:dmfflO (vbbx4,vbby4,vcs4,dmux26p,dmux26n,dmclk8p,dmclk8n 
+ :dmux6xp,dmux6xn) fldahd 
xdmffll (vbbx4,vbby4,vcs4,dmuxl5p,dmuxl5n,dmclk8p,dmclk8n,dmclk8p,dmclk8n 
+ : dmuxlxp, dmuxl.:tn) f5dahd 
xdmffl2 (vbbx4,vbby4,vcs4,dmu..~15p,dmuxl5n,dmclk8p,dmclk8n 
+ : dmux5:{p, dmux5:tn) fldahd 
xdmffl3 (vbbx4,vbby4,vcs4,dmux37p,dmux37n,dmclk8p,dmclk8n,dm.clk8p,dmclk8n 
+ : dmux3:{p, dmux3xn) fSdahd 
xdmffl4 (vbbx4,vbby4,vcs4,dmux37p,dmux37n,dmclk8p,dmclk8n 
+ : dmux7:{p, dmux7:{n) fldahd 
*output buff_ers 
:-cbdataO (vbbxl, vbbyl, vcsl, dmtL~Oxp, dmuxOxn: dataO) :-:lmn 
:{bdata4 ( vbbxl, vbbyl, vcs 1, dmux4xp, dmux4xn: data4) :-:lmn 
:-:bdata2 (vbbxl, vbbyl, vcsl, dmux2.:-cp, dmux2xn: data2) :-:lmn 
:-:bdata6 (vbbxl, vbbyl, ~csl, dmux6xp, dmux6xn: data6) :-:lmn 
:-:bdatal (vbbxl, vbbyl, vcsl, dmuxlxp, dmuxlxn: datal) :-:lmn 
:-:bdata3 (vbbxl, vbbyl, vcsl, dmtL~3xp, dmux3xn: data3) :-:lmn 
:-:bdataS (vbbxl, vbbyl, vcsl, dmuxSxp, dmuxSxn: dataS) :-:lmn 
:-:bdata 7 (vbbxl, vbbyl, vcsl, dmu..~7xp, dmux7xn: data7) :-:lmn 
:-:bfrdm ( vbbxl, vbbyl, vcsl, frq8p, frq8n: frpdm, frndm) :-::bmb 
*fanout loading 
:tload3 ( f rpdm) ECLS 0 
:{load4 ( frndm) ECLSO 
xloadS (dataO) ECLSO 
xload6 (data4) ECLSO 
:-:load7 (data2) ECLSO 
xload8 (data6) ECLSO 
xload9 (datal) ECLSO 
xloadlO (data3) ECLSO 
:-:loadll (dataS) ECLSO 
xloadl2 (data7) ECLSO 
*current sources 
:-ccur 5 ( dmclk2p, vcs3) I l.MA 
:-ccurSa (dmclk2p,vcs3) I550UA 
:{cur6 (dmclk2n, vcs3) Il.MA 
:-:cur6a (dmclk2n, vcs2) ISSOUA 
:-:cur7 (dmclk4p, vcs3) IlMA 
xcur7a (dmclk4p,vcs3) ISSOUA 
xcur8 (dmclk4n,vcs3) Il.MA 
:-:cur Ba (dmclk4n, vcs2) I550UA 
xcur9 (dmclk8p,vcs3) Il.MA 
:-:cur9a (dmclk8p,vcs3) ISSOUA 
~curlO (dmclk8n,vcs3) IlMA 
:-:curlOa (dmclk8n,\?'cs3) ISSOUA 
xcurll (dm0t7py,vcsl) IlMA 







xcur13 (dmoddp,vcs2) IlMA 
xcur14 (dmoddn,vcs2) IlMA 
xcurlS (dmevenp,vcs2) IlMA 
xcurl6 (dmevenn,vcs2) IlMA 
xcurl7 (dmux04p,vcs2) I300UA 
xcur18 (dmux04n,vcs2) I300UA 
xcurl9 (dmux26p,vcs2) I300UA 
xcur20 (dmux26n,vcs2) I300UA 
xcur29 (dmux15p,vcs2) I300UA 
xcur30 (dmuxl5n,vcs2) I300UA 
xcur31 (dmux37p,vcs2) I300UA 
xcur32 (dmu..'"(37n, vcs2) I300UA 
xcur21 (dmux0xp,vcs4) I300UA 
xcur22 (dmux0xn,vcs4) I300UA 
xcur23 (dmux2xp,vcs4) I300UA 
xcur24 (dmux2xn,vcs4) I300UA 
xcur25 (dmux4xp,vcs4) I300UA 
xcur26 (dmux4xn,vcs4) I300UA 
xcur27 (dmux6xp,vcs4) I300UA 
xcur28 (dmu:-c6xn, vcs4) I300UA 
xcur33 (dmuxlzp,vcs4) I300UA 
xcur34 (dmuxlxn,vcs4) I300UA 
' 
xcur35 (dmux5xp,vcs4) I300UA 
xcur36 (dmux5xn,vcs4) I300UA 
xcur37 (dmux3xp,vcs4) I300UA 
=~cur38 (dmu:{3:--:n, vcs4) I300UA 
:{cur39 (dmux7:-:p,vcs4) I300UA 
xcur40 (dmux7zn,vcs4) I300UA 
xcur41 (frq8n,vcs3) I550UA 
xcur42 (frq8p,vcs3) I550UA 
* C P/DIODE CARDS 
* this represents iteration #3 sent to the mask shop 
* on March 9, 1990 
* 
* 
CI15084 dmclk8p 0 capmod (40833.441, 661.500, 
CI15085 dmclk8n 0 capmod-o (14006.025, 233.625, 
CI15086 dmckp 0 capmod {7547.000, 140.000, 
CI15119 clrxndm 0 capmod (53656. 523, 1096.750, 
CI15120 clrxpdm 0 capmod (59809. 262, 1191.312, 
CI15121 dmckn 0 capmod (7547.000, 140.000, 
CI15122 dmux0t7n 0 capmod (3110.000, 50.000, 
CI15123 dmux0t7p 0 capmod (3079.775, 49.250, 
CI15131 dmux04p 0 capmod (13374.075, 230.250, 
CI15132 dmux04n 0 capmod (17313.477, 303.250, 
CI15133 qlxpdm 0 capmod (6220.000, 100.000, 
CI15134 dmevenn 0 capmod (12285.976, 203.250, 
CI15136 shlyp 0 capmod (11381.250, 187.500, 
CI15137 shlyn 0 capmod (8271.250, 137.500, 
CI15138 dmtL~Oxn 0 capmod (3110.000, 50.000, 
CI15141 dmclk2n 0 capmod {18234.352, 311.375, 
CI15142 dmclk2p 0 capmod {7547.000, 140.000, 
CI15143 dmux4xp 0 capmod {3110.000, 50.000, 
CI15144 dmevenp 0 capmod (16722.977, 293.250, 
a 
CI15145 dmoddn 0 capmod (4075.175, 67.250, 
C.!15150 dmoddp ·O capmod (9330.000, 150.000, 
CI15158 dmux26p 0 capmod (16330.051, 283.500, 
CI15159 dmux26n 0 capmod (17325.451, 301.500, 
CI15160 q2xpdm 0 capmod --(10915.025, 191.750, 
CI15162 q2xndm 0 capmod (3110.000, 50.000, 
CI15165 sh2yp 0 capmod (14491.251, 237.500, 






























-''·. \{,. CI15167 dmux2xn 0 capmod (3110. 000, 50.000, 39.000) ct'. ·! r 
\ .. CI15173 dmclk4n 0 capmod (35500.133, 614.000, 447.000) C· 
:..°i' 
~: CI15174 dmux6xp 0 capmod (3110.000, 50.000, 39.000) f 
!,,. ('·,-' ,, CI15175 dmclk4p 0 capmod (20982.400, 358.000, 267. 000) t 
~-
.;• CI15189 dmuxl5p 0 (15426.200, 254.000, 192.000) '.} capmod ~,~., •• ,r 
;'.;, CI15190 dmuxl5n 0 capmod ( 143·07. 001, 240.000, 177.000) 
' CI15193 q3xpdm 0 r.• . capmod (15869.025, 321.750, 220.000) 
CI15194 q3xndm 0 capmod (5100. 800, 86.000, 63.000) 
CI15195 sh4yp 0 capmod (17750.051, 286.000, 219.000) 
CI15198 sh4yn 0 capmod (14340.313, 246.875, 187.250) 
CI15209 dmux37n 0 capmod (12711.150, 220.500, 164.000) 
CI15212 dmuxl:~p 0 capmod (3110. 000, 50.000, 39.000) 
CI15216 dmux37p 0 capmod (7610.350, 134.500, 101.000) 
CI15219 dmuxSxp 0 capmod (3110. 000, 50.000, 39.000) 
CI15220 frq8n 0 capmod (12076.425, 204.750, 153.500) 
CI15226 frq8p 0 capmod (7306.075, 120.250, 91.500) 
CI15235 dmux3xp 0 capmod (3110.000, 50.000, 39.000) 
CI15239 dm\L"'< 7 :-en 0 capmod (3110.000, 50.000, 39.000) 
* 
* 
CQ17711 dmux15n 0 capmod (55866.422, 2486.250, 1672.500) 
CS17716 shlyp 0 capmod (102905.961, 6055.500, 4052. 000) 
CS17717 shlyn 0 capmod (98910.852, 6226.500, 4163.000) 
CS17718 sh2yp 0 capmod (83514.914, 4858.500, 3257.000) 
CS17719 sh2yn 0 capmod (76381.250, 4660.500, 3125.000) 
CS17722 sh4yp 0 capmod (53838. 363, 2907.000, 1959. 000) 
CS17723 sh4yn 0 capmod (47992.477, 2742.375, 1846.250) 
CS17724 dmux37n 0 capmod (65350.172, 3117.750, 2093. 500) 
CS17725 dmtL"'< 1 xp 0 capmod (8111. 750, 501.000, 343.000) 
CS17726 dmux37p 0 capmod (61987. 016, 2946.750, 1976.500) 
CS17727 dmtL"'<3 xp 0 capmod (9875.750, 621.000, 423.000) 
CS17728 dmux7xn 0 capmod (8288.150, 513.000, 351.000) 
CW17844 dmclk8p 0 capmod (92664.672, 5433.750, 3 670. 500) 
CW17845 dmclk8n 0 capmod (105764.227, 6246.000, 4180.500) 
CW17846 dmckp 0 capmod (31471. 551, 1635.000, 1099.000) 
CW17894 clrxndm 0 capmod (88626. 852, 4542.750, 3057. 000) 
CW17895 clrxpdm 0 capmod (86550. 516, 4365.000, 2947.500) 
CW17896 dmckn 0 capmod (30942.350, 1599.000, 1075. 000) 
CW17897 dmux0t7n 0 capmod (37453. 926, 1532.250, 1030.500) 
CW17898 dmux0t7p 0 capmod (37762. 625, 1553.250, 1044.500) 
CW17907 dmux04p 0 capmod (63943.168, 3051.750, 2049.500) 
CW17908 dmux04n 0 capmod (61861.617, 2985.000, 2009. 500) 
CW17909 qlxpdm 0 capmod (10282.525, 588.750, 404.500) 
CW17910 dmuxO:,cp 0 capmod (12594.300, 834.000, 562. 000) 
CW17911 dmevenn 0 capmod (30998.850, 1929.000, 1301.000) 
CW17914 dmuxQ:,cn 0 capmod (10493.150, 663.000, 451.000) 
CW17917 dm lL"'< 4 :-en 0 capmod (14181.900, 942.000, 634.000) 
CW17918 dmclk2n 0 capmod (36495.762, 1928.625, 1299.250) 
) CW17919 dmclk2p 0 capmod (24747.949, 1569.000, 1055.000) CW17920 dm\L""C4Xp 0 capmod (12080.750, 771.000, 523.000) 
CW17921 dmevenp 0 capmod (26427. 750, 1659.000, 1121.000) 
CW17922 dmoddn 0 capmod (43573.625, 2813.250, 1884.500) 
CW17923 dmoddp 0 capmod . (41507.926, 2630.250, 1 768 ~_500) 
CW17931 dmux26p 0 capmod (55719. 066, 2427.750, 1633.500) 
CW17932 dmtL"'<2 6n 0 capmod (52687.977, 2391.750, 1609.500) 
CW17933 q2xpdm 0 capmod (10596.275, 546.000, 380.500) 
CW17935 q2xndm 0 capmod (9396.125, 488.250, 334.500) 
CW17937 dmtL~2xp 0 capmod (10742.100, 708.000, 478.000) 
CW17938 dmux2xn 0 capmod (9699.350, 609.000, 415.000) 
CW17942 dmux6xn 0 capmod (12329. 700, 816.000, 550.000) 
CW17943 dmclk4n 0 capmod --(49261. 926, 2598.000, 1763.500) 
CW17944 dmtL""t6xp 0 capmod (10228.550, 645.000, 439.000) 
CW17945 dmclk4p 0 capmod (37652.125, 2216.250, 1498.500) 

















vshlyn shlyn Ode -l.2v 
vshlyp shlyp Ode -0.8v 
vsh2yn sh2yn Ode -1.2v 
vsh2yp sh2yp Ode -0.8v 
vsh4yn sh4yn Ode -1.2v 
vsh4yp sh4yp Ode -0.8v 
0 eapmod (5034. 825, 264.000, 189.500) 
0 capmod (6377.300, 337.500, 234.000) 
0 capmod (9066.300, 594.000, 402.000) 
0 capmod (7758.950, 4'77. 000, 327.000) 
0 capmod (8184.300, 534.000, 362.000) 
0 capmod (39410. 699, 2235.000, 1505.000) 
0 capmod (36185. 648, 2050.500, 1379.000) 
0 capmod (10918.500, 720.000, 486.000) 
0 capmod (9330.900, 612.000, 414.000) 
vclrxpdm clrxpdm O table(Ops,-0.8v,300ps,-0.8v,500ps,-l.2v,100000ps,-l.2v) 
vclrxndm clrxndm O table(Ops,-l.2v,300ps,-l.2v,500ps,-0.8v,100000ps,-0.8v) 
vclkpdm clkpdm O sin(-1.2 0.4 &frq) 
vclkndm clkndm O sin(-1.2 0.4 &frq O O 180) 
. set & frq=2. Se+9 















*The following lines represent the device models used in the 
*simulations 
*********************************************************************** 
* references and supplies * 
*********************************************************************** 
* 
vee vee Ode -5.2 
rvee vee O 10g 
vgnd gnd Ode 0 
rgnd gnd O 10g 
vcc vec Ode 5.0 
rvcc vcc O 10g 
* 
xibg vbbx vbby ves ibg 
rvbbx vbbx O 10g 
rvbby vbby O 10g 









* Model for ring-dot pnp (Preliminary) 
* 
.model pnpv pnp (rbx=SOO rbi=lOOO rc=80 
+ re•O ccs 2 0 cbs=O.Olpf is=9.Se-18 
+ ik~2e-4 vao=O tfo=l.Se-09 cje=0.045pf 
+ b£~35 i2=5.86e-15 ne•2 
+ pe•0.75 me•0.333 be•0.10 i3=1.0le-20 
+ i4=0 nc=2 ikr=Se-05 vbo=O tro=l.Se-09 
+ cjc=O.Olpf pc=0.75 mc=0.333 bc=0.10 
+ td=O ea=l.24 dea=8e-02 to=25 
* 
* 
* Model for elxr l.Sx3 um emitter Bf=l25 
* 4 terminal model collector to bottom 
.MODEL melxr NPN ( RBX = 40 RBI= 625 
+ RE = 32 IS - 6.25E-18 
RC 150 
+ Il - 5.0E-20 I2 = 160E-18 NE = 1.750 IK - 9E-3 
+ VBO =4 TFO = 13.26E-12 CJE = 12E-15 PE - 1 
+ ME - 0.688 BE - l.OOOE-01 I3 - lE-20 I4 = 0. 
+ NC - 2.000E+OO IKR - lE-4 VAO = 30 TRO = 0. 
+ CJC - 7.5E-15 PC - 0.818 MC - 0.234 BC - l.OOOE-01 
+ EA - l.206E+00 DEA= 0.062 TO - 2.SOOE+Ol 
* + BVBC = 15 ALCl= 2.000E+OO ALC2= 0 ALTC= 7.SOOE-01 
* + BVBE=3 ALEl= 2.000E+OO ALE2= 0 ALTE= ~.SOOE-01 
+ KFN = 0 AFN = l.OOOE+OO BFN = l.OOOE+OO 
+ !KS =lE-5 
+ ISS - 2.35E-18 ISC = lE-16 
+ CJS - 32E-15 ?S, = 0.836 MS 0.5 BS l.OOOE-01) 
* 
* Model for e8xr 8(1.5x3) emitters 
* Emitter stripes in row with collector to bottom 
* 4 terminal model 
.MODEL me8xr NPN ( RBX = 6 RBI - 82 RC 17 
+ RE - 6 IS - 50E-18 
+ Il - 40E-20 I2 = 128E-17 NE - 1.750 IK - 72E-3 
+ TFO = 13.26E-12 CJE = 96E-15 PE - 1 VBO =4 
+ 0.688 BE - l.OOOE-01 I3 = 8E-20 I4 = 0. ME -
+ 2.000E+OO IKR - 8E-4 VAO = 30 TRO = 0. NC -
+ 40E-15 PC - 0.818 MC - 0.234 BC - l.OOOE-01 CJC -
+ 1.206E+00 DEA - 0.062 TO - 2.SOOE+Ol EA -
* + BVBC = 15 .ALCl= 2. OOOE+OO ALC2= 0 ALTC= 7. SOOE-01 
* + BVBE=3 ALEl= 2.000E+OO ALE2= 0 ALTE= 7.SOOE-01 
+ KFN = 0 AFN = l.OOOE+OO BFN = l.OOOE+OO 
+ !KS =8E-5 
+ ISS - 18.8E-18 ISC = 8E-16 
+ CJS - 66.4E-15 PS - 0.836 MS 0.5 BS l.OOOE-01) 
* 
* Model for el3xr 8 ( 1. 51-:S) emitters Bf=l25 
* Emitter stripes in row with collector to bottom 
* 4 terminal model 
.MODEL mel3xr NPN ( RBX = 4 ·RBI= 47 RC 17 
+ RE - 5 IS - 81.2E-18 
+ Il = 6SE-20 I2 = 208E-17 NE = 1.750 IK - 117E-3 
+ TFO = 13.26E-12 CJE = 156E-15 PE - 1 VBO =4 
+ 0.688 BE = 1.000E-01 I3 - 13E-20 I4 = 0. ME. -
-
+ 2.000E+OO IKR = 13E-4 VAO - 30 TRO = 0. NC -
+ 66E-15 PC - 0.818 MC - 0.234 BC - l.OOOE-01 CJC -
+ EA = l.206E+OO DEA= 0.062 TO = 2.SOOE+Ol 
* + BVBC = 15 ALCl= 2.000E+OO ALC2= 0 ALTC= 7.500E-Ol 
* + BVBE=3 ALE!= 2.000E+OO ALE2= 0 ALTE= 7.500E-01 
+ KFN = 0 AFN = l.OOOE+OO BFN = --l.OOOE+OO 
+ !KS =13E-5 
+ ISS = 30.SSE-18 ISC = 13E-16 





* Model for e53x two 16(1.SzS) emitter transistors Bf=l25 
* 4 terminal model two collectors in center 
I 
.MODEL me53x NPN ( RBX ~ 2 RBI= 13 RC 5 
+ RE = 2 IS - 333E-18 
+ Il = 266E-20 I2 = 853E-17 NE = 1.750 IK = 480E-3 
+ VBO =4 TFO = 13.26E-12 CJE = 636E-15 PE == 1 
+ ME = 0. 6168 BE = 1. QO.OE-01 I3 = 5:3. 3E-20 
+ NC = 2.000E+OO IKR = 53.3E-4 VAO = 30 TRO = 
I4 == 0. 
+ CJC = 260E-15 PC - 0.818 MC = 0.234 BC -
0. 
1.000E-01 
+ EA - l.206E+OO DEA - 0.062 TO = 2.SOOE+Ol 
* + s·vsc = 15 ALCl= 2. OOOE+OO ALC2= 0 ALTC= 7. SOOE-01 
* + BVBE==3 ALEl= 2.000E+OO ALE2= 0 ALTE= 7.SOOE-01 
+ KFN = 0 AFN = l.OOOE+OO BFN = ~ l.OOOE+OO 
+ IKS =53.3E-5 
+ ISS = 125E-18 ISC = 53.3E-16 
+ CJS = 212E-15 PS = 0.836 MS = 0 .5 BS 1.000E-01) 
*********************************************************************** 
* resistor models * 
*********************************************************************** 
* 
* Model p2w4 - poly 2 resistor, 4 um wide 
w.model p2w4 r tcl=-900 tc2=0.5 to=25 scal=l.O 
* 
* Model p2w6 - poly 2 resistor, 6 um wide 
.model p2w6 r tcl=-900 tc2=0.5 to=25 scal=l.0 
* 
* Model p2w7 - poly 2 resistor, 7 um wide 
.model p2w7 r t::l=-900 tc2=0.5 to=25 scal=l.O 
* 
* Model p2wl0 - poly 2 resistor, 10 um wide 
.model p2wl0 r tcl=-900 tc2=0.5 to=25 scal=l.O 
* 
* Model p2wl2 - poly 2 resistor, 12 um wide 
.model p2wl2 r tcl=-900 tc2=0.5 to=25 scal=l.O 
* 
* Model p2w90 - poly 2 resistor, 90 um wide 




* capacitor models 
*********************************************************************** 
* 
* Model p2cap - p2 resistor parasitic capacitor 
.model p2cap c scl=l.O 
* 
* Model capmod - metal and poly routing capacitor 
.model capmod c scl=l.Oe-18 
* 
*******-*************************************************************** 
* diode models * 
*********************************************************************** 
* 
.model m3x sbd (rs=lOO il=0.3e-16 cjo=46.4e-15) 
* 
.model mschkyl sbd (rs=24 il=O cjo=0.150pf i2=7.83e-14 
+ n=l.028 ea=0.965 
* 
.model mschkygl sbd (rs=24 il=O cjo=O.lSOpf i2=7.83e-14 
+ n=l.028 ea=0.965 
* -
.model mdcap d (cjo=0.2pf) 
******************************************************************** 




* transistor subcircuits * 
******************************************************************** 
* 
.subckt elxr c be 
.global vee 
bl c be vee melxr 
.finis 
* 
.subckt e8xr c be 
.global vee 
bl c be vee me8xr 
.finis 
* 
.subckt el3xr c be 
.global vee 
bl c b e vee rnel3:~r 
.finis 
* 
.subckt e53x C b e 
.global vee 
bl C b e vee me53:<: 
.finis 
* 
.subckt rd175 C b e 




* resisto~ subcircuits * 
**************************************~***************************** 
* 
.subckt p0p6k7 ab 
rl ab p2w7 600 
ca a O p2cap 4.6e-15 
cb b O p2cap 4.6e-15 
.finis 
* 
.subckt plk4 ab 
rl ab p2w4 1000 
ca a O p2cap 2.77e-15 
cb b O p2cap 2.77e-15 
.finis 
* 
.SUBCKT plp51k4 (ab) 
rl ab p2w4 1506 
ca a O p2cap 4.0e-15 
cb b O p2cap 4.0e-15 
.finis 
* 
.subckt p2k4s ab 
rl ab p2w4 1975 
ca a O p2cap 7.0e-15 
cb b O p2cap 7.0e-15 
.finis 
* 
.subckt pOpSkS ab 
rl ab p2w4 482 
ca a O p2cap 3.Se-15 
cb b O p2cap 3.Se-15 
.finis 
* 




rl a b p2w4 92 
ca a 0 p2cap 12e-15 
cb b 0 p2cap 12e-15 
.finis 
* 
.subckt p0p35kl2 ab 
rl a b p2w4 350 
ca a 0 p2cap 8.le-15 
cb b 0 p2cap 8.le-15 
.finis 
* 
--· * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* diode subcircuits * 
******************************************************************** 
* 
.subckt d256g ab 
dl ab mschkygl 
.finis 
* 
.subckt c0p2 ab 




* internal current sources for output loads 
******************************************************************** 
* 
.subckt ilma a,vcs ;* this represents the gred clump IlMA.X 
.global vee 
xl a vcs 
xrl sl vee 
:,cr2 s 1 vee 





cl sl O 0.lpf 
.finis 
* 
(4212.700, 51.500, 43.500) 
.subckt i550ua a,vcs . * , this represents the gred clump ISSOUA.X 
. global ~ree 
xl a vcs 
xrl sl vee 




cl sl O O.lpf 
.finis 
* 
(4212.700, 51.500, 43.500) 
.subckt i300ua a,vcs . * , this represents the gred clump I300UA.X 
. global ·i:.lee 
xl a vcs sl elxr 
xrl sl s2 p0p6k7 
xr2 s2 vee p0p6k7 
CI32 sl O capmod 
cl sl O O.lpf 
.finis 
* 
(4212.700, 51. 500,,,, 43.500) 
-· 
***************w****************************************** 
* load circuits for buffer characterization * 
********************************************************** 
* SOURCE lM.A-- SINK 24 MA 
.SUBCKT ECL50 6 
xibg (vbbx,vbby,vcs) ibg 
xbuf (vbbx,vbby,vcs,6:1,l,2,2) eilnl 
rl2 1 0 8.8k ~ 
rl3 2 0 8.8k 
RLl 6 a 50 









































































(v·ee,s8,s3) rd175;* rd17Stl 
(vee,sS) plk4;* plk4tl 
(vee,sS) plk4;* plk4#2 
(vee,sS) plk4;* plk4#3 
(vee,sS) plk4;* plk4#4 
(vee,sS) plk4;* plk4#5 
(vee,sS) plk4;* plk4#6 
(sl,vbby) plk4;* plk4#7 
(s3,s9) plk4;* plk4#;8 
(s9,gnd) plk4;* plk4#9 
(s2,gnd) plk4;* plk4#10 
(gnd,s2,vbbx) e8xr;* e8xr#l 
(gnd,vbbx,vbby) e8xr;* e8xr#2 
( s2, s3, s7) e8xr; * e8xr#3 
(vbbx,s3,7CS) e8xr;* e8xr#4 
(vee, sl) plk4; * plk4#11 
(s8,s3) plk4;* plk4#12 
(s8,s3) plk4;* plk4#13 
(s6,s7) plk4;* plk4#14 
(s4,vcs) plk4;* plk4#16 
( s4, vcs) plk4; * plk4#1 7 
(s4,vcs) plk4;* plkA#18 
(s6,s8) c0p2;* c0p2tl 
(s8,s6,vee) e8xr;* e8xr#5 
(s6,s4,s5) e8xr;* e8xr#6 
(s4,s4,vee) e8xr;* e8xr#7 
(·..ree, sS) plk4; * plk4#19 
(vee,sS) plk4;* plk4#20 
(vee, sS) plk4; * plk4#21 
(vee, sS) plk4; * plk4t22 
(vee, sS) plk4; * plk4#23 





















































































* The following lines represent the subcircuit descriptions 
* for the internal and external building blocks 
***************************************************************************** 




* SUBCIRCUIT CALLS 
* 
Xl (s9,vcs, s18) elxr; * b/q19 
X2 (s9,vcs, sl 7) elxr; * b/q20 
X3 (oy,vcs,s12) elxr;* b/q21 
X4 (vee,sl8) pOpSkS;* b/r21 
XS (vee,s18) pOpSkS;* b/r22 
X6 (vee,sl7) pOpSkS;* b/r23 
X7 (vee,s17) pOpSkS;* b/r24 
X8 (vee,sl2) pOpSkS;* b/r25 
X9 (vee,s12) pOpSkS;* b/r26 
XlO (s7,gnd) p0p35kl2;* b/res4b#l/rl8 
Xll (s7,gnd) p0p35kl2;* b/res4b#l/rl7 
Xl2 (sSb,vee) p0p09k24;* b/res3b#l/rl9 
X13 (sSb,sS) p0p09k24;* b/res3b#l/r20 
X20 (vee,sll} p0p5k5;" b/eclin#l/reslb#l/rl 
X21 (vee,sll) pOpSkS;* b/eclin#l/reslb#l/r2 
X31 (gnd,s9,oy) elxr;• b/eclinll/qS 
X32 (gnd,s9,oy) elxr;* b/eclin#l/q4 
X35 (oy,vcs,sll) elxr;* b/eclin#l/ql 
X46 (s7, ii,,s2) el3xr;" b/ql6 
X47 (vee,ii) d256g;* b/d2 
X48 (ii,gnd) d256g;* b/dl 
X49 (gnd,s7,s9) e53x;* b/qlS 
XSO (sl0,vcs,sl6) elxr;* a/ql9 
XSl (slO,vcs,slS) elxr;* a/q20 
X52 (oyn,vcs,sl4) elxr;* a/q21 
X53 (vee,sl6) pOpSkS;* a/r21 
X54 (vee,sl6) p0p5k5;" a/r22 
XSS (vee,slS) pOpSkS;* a/r23 
X56 (vee,slS) p0p5k5;* a/r24 
X57 (vee,sl4) p0p5k5;" a/r25 
X58 (vee,sl4) pOpSkS;* a/r26 
X59 {s8,gnd) p0p35kl2;* a/res4b#l/rl8 
X60 (s8,qnd) p0p35kl2;* a/res4b#l/rl7 
X61 (sSa,sS) p0p09k24;* a/res3b#l/rl9 
X62 (s5a,vee) p0p09k24;* a/res3b#l/r20 
X69 {vee,s13) p0p5k5;" a/eclin#l/reslb#l/rl 
X70 {vee,sl3) p0p5k5;" a/eclin#l/reslb#l/r2 
X80 {gnd,slO,oyn) elxr;* a/eclin#l/qS 
X81 (gnd,slO,oyn) elxr;* a/eclin#l/q4 
X84 {oyn,vcs,sl3) elxr;* a/eclin#l/ql 
X93 (s2, vcs, sS) e8xr;" a/ql8 
X95 {s8,in,s2) e13xr;* a/ql6 
X96 (vee,in) d256g;* a/d2 
X97 {in,gnd) d256g;* a/dl 
X98 (gnd,s8,s10) e53x;* a/qlS 
* 





















































































































































.SUBCKT ebilnl (vbbx,vbby,vcs,inl,iil:ox,oy,oxn,oyn) 
. GLOBAL •,ree, gnd 
* 
* SUBCIRCUIT CALLS 
* 
X47 (vee,inl) d256g;* b/d2 
X48 (inl,gnd) d256g;* b/dl 
X63 (s7,gnd) p2k4s;• a/eclin#l/res2db#l/rl6 
X64 (s7,gnd) p2k4s;* a/eclin#l/res2db#l/rl5 
X65 (s8,gnd) p2k4s;* a/eclinfl/res2dbtl/rl4 
X66 (s8,gnd) p2k4s;* a/eclintl/res2db#l/rl3 
X76 (vee,sS) plp5lk4;* a/ecl~ntl/reslb#l/rlO 
X77 (vee,sS) plp5lk4;* a/eclinfl/reslbtl/r9 
X81 (s2,vcs,s5) elxr;* a/eclintl/q4 
X85 (s7,iil,s2) elxr;* a/eclintl/q9 
X86 (ox,ox,oy) elxr;* a/eclin#l/qlO 
X88 (gnd,s7,ox) elxr;* a/eclintl/ql4 
X90 (gnd,s8,oxn) elxr;* a/eclintl/ql3 
X91 (oxn,oxn,oyn) elxr;* a/eclin#l/q7 
X92 (s8,inl,s2) elxr;* a/eclin#l/q8 
X96 (vee,iil) d256g;* a/d2 
X97 (iil,gnd) d256g;* a/dl 
* 































































































































































































(s7,gnd) p2k4s;* a/eclin#l/res2dbtl/rl6 
(s7,gnd) p2k4s;* a/eclin#l/res2dbil/rl5 
(s8,gnd) p2k4s;* a/eclin#l/res2db#l/rl4 
(s8,gnd) p2k4s;* a/eclin#l/res2db,l/rl3 
(vee,s4) plp5lk4;* a/eclintl/reslb#l/r4 
(vee,s6) plp5lk4;* a/eclintl/reslb#l/rl2 
(vee,s6) plp5lk4;* a/eclinil/reslbil/rll 
(vee,sS) plp5lk4;* a/eclinil/reslb#l/rlO 
(vee,sS) plp5lk4;* a/eclin#l/reslb#l/r9 
(vee,s4) plp5lk4;* a/eclin#l/reslbtl/r3 
(s3,vcs,s6) elxr;* a/eclinil/q6 
(s2,vcs,s5) elxr;* a/eclin#l/q4 
(sl,vcs,s4) elxr;* a/eclinil/q3 
(s7,s3,s2) elxr;* a/eclin#l/q9 
(ox,ox,oy) elxr;* a/eclin#l/qlO 
(gnd,vbbx,s3) elxr;* a/eclintl/ql2 
(gnd,s7,ox) elxr;* a/eclin#l/ql4 
(gnd,inl,sl) elxr;* a/eclin#l/qll 
(gnd,s8,oxn) elxr;* a/eclin#l/ql3 
(oxn,oxn,oyn) elxr;* a/eclintl/q7 
(s8, sl, s2) elxr; * a/eclin#l/q8 
(vee,inl) d256g;* a/d2 
(inl,gnd) d256g;* a/dl 

































































































































































































(slSb,gnd) p2k4s;* b/scdifftl/res2d#l/r22 
(slSb,gnd) p2k4s;* b/scdifftl/res2d#l/r21 
(sl6b,gnd) p2k4s;* b/scdiff#l/res2d#l/r18 
(s16b,gnd) p2k4s;* b/scdiff#l/res2d#l/r17 
(vee,sl9b) plp5lk4;* b/scdiff#l/reslatl/r8 
(vee,sl9b) plp5lk4;* b/scdifftl/reslatl/r7 
(vee,sl4b) plp51k4;* b/scdifftl/reslail/rl6 
(vee,s20b) plp5lk4;* b/scdifftl/reslail/rl4 
(vee,sl4b) plp5lk4;* b/scdifftl/reslall/rlS 
(vee,s20b) plp51k4;* b/scdifftl/resla#l/rl3 
(s17b,vcs,sl9b) elxr;* b/scdifftl/q7 
(sl3b,vcs,s14b) elxr;* b/scdifftl/q6 
(s18b,vcs,s20b) elxr;* b/scdifftl/qS 
(s12b,ckyn,sl3b) elxr;* b/scdiff#l/qll 
(gnd,s15b,sl7b) elxr;* b/scdifftl/ql9 
(gnd,sl5b,qx) elxr;* b/scdifftl/q21 
(s16b,sl7b,s12b) elxr;* b/scdiff#l/ql7 
(s15b,sl8b,sl2b) elxr;* b/scdifftl/ql6 
(gnd, sl6b, sl8bJ elxr; * b/scdifftl/q18 
"'·\. .. . 
(gnd,sl6b,qxn) \ elxr;* b/scdifftl/q20 
(sl5b,s7b,sllb)J elxr;* b/scdiff#l/ql4 
(sl6b,s8b,sllb) elxr;* b/scdifftl/qlS 
(sllb,cky,sl3b) elxr;* b/scdiff / · ''\ 
(s6b,gnd) p2k4s;* a/scdiff#l/ s d#l/~2 
(s6b,gnd) p2k4s;* a/scdiff#l/ · ,s2d#l/r21 
(sSb,gnd) o2k4s;* a/scdifftl/re 2d#~/r18 
(sSb,qnd) ;2k4s;* a/scdifftl/res dt~/rl7 
- .. 
(vee,slOb) plp5lk4;* a/scdiff#l/teslail/r8 
(vee,slOb) plp5lk4;* a/scdifftl/reslail/r7 
(vee,s9b) plp51k4;* a/scdiff#l/reslail/rl6 
(vee,s4b) plp51k4;* a/scdiff#l/resla#l/rl4 
(vee,s9b) plp5lk4;* a/scdiff#l/resla#l/rlS 
(vee,s4b) plp5lk4;* a/scdiff#l/reslail/rl3 
(s8b,vcs,sl0b) elxr;* a/scdifftl/q7 
(s7b,vcs,s9b) elxr;* a/scdiff#l/q6 
(s3b,vcs,s4b) elxr;* a/scdiff#l/qS 
(slb,cky,s3b) elxr;* a/scdiff#l/qll 
(gnd,s6b,s8b) elxr;* a/scdiff#l/q21 
(s6b,s7b,slb) elxr;* a/scdiff#l/ql6 
(gnd,s5b,s7b) elxr;* a/scdifftl/q20 
(s5b,dx,s2b) elxr;* a/scdiff#l/ql3 
(s6b,dxn,s2b) elxr;* a/scdiff#l/ql4 
(s5b,s8b,slb) elxr;* a/scdiff#l/qlS 
(s2b,ckyn,s3b) elxr;* a/scdif.f#l/qlO 




































































































































































































































































.SUBCKT fldchd (vbbx,vbby,vcs,d..~,±tn,clx,cl~n,cky,ckyn 




















( s24, gnd) 




























































































































(vee,s20b) plp5lk4;* b/scdifftl/resla#l/rl3 
{vee,s26) plp51k4;* b/scdifftl/reslatl/r12 
{vee,s26) plp5lk4;• b/scdifftl/reslatl/rll 
(sl7b,vcs,sl9b) elxr;* b/scdifftl/q7 
(sl3b,vcs,sl4b) elxr;* b/scdifftl/q6 
(sl8b,vcs,s20b) elxr;* b/scdifftl/qS 
(s25,vcs,s26) elxr;* b/scdifftl/q4 
(sl2b,ckyn,s13b) elxr;* b/scdifftl/qll 
(qx,qx,qy) elxr;* b/scdifftl/ql2 
(gnd,s15b,sl7b) elxr;* b/scdifftl/q19 
(gnd,s15b,qx) elxr;* b/scdifftl/q21 
(sl6b,s17b,sl2b) elxr;* b/scdifftl/q17 
(sl5b,s18b,s12b) elxr;* b/scdifftl/q16 
(gnd,sl6b,sl8b) elxr;* b/scdifftl/q18 
(gnd,sl6b,qxn) elxr;* b/scdifftl/q20 
(sl5b,clx,s25) elxr;* b/scdifftl/q13 
(slSb, s7b, sllb) elxr: .. * b/scdifftl/q14 
(sl6b,s8b,sllb) elxr;* b/scdifftl/q15 
(sllb,cky,sl3b) elxr;* b/scdifftl/qlO 
{qxn,qxn,qyn) elxr;* b/scdifftl/q8 
(s6b,gnd), p2k4s;* a/scdifftl/res2d#l/r22 
{s6b,gnd) p2k4s;* a/scdifftl/res2d#l/r21 
(s21,gnd) p2k4s;* a/scdifftl/res2dtl/r20 
( s.2)., gnd) p2k4s; * a/ scdiff#l/ res2dtl/ rl9 
(JSb,gnd) p2k4s;* a/scdifftl/res2dtl/rl8 
(sSb,gnd) p2k4s;* a/scdifftl/res2dtl/r17 
(vee,slOb) plp5lk4;* a/scdiff#l/resla#l/r8 
(vee,slOb) plp5lk4;* a/scdiff#l/reslatl/r7 
{vee,s9b) plp5lk4;* a/scdifftl/resla#l/rl6 
(vee,s4b) plp5lk4;* a/scdifftl/reslatl/rl4 
{vee,s9b) plp5lk4;* a/scdiff#l/resla#l/rlS 
(vee,s4b) plp5lk4;* a/scdiff#l/resla#l/rl3 
(vee,s23) plp5lk4;* a/scdiff#l/resla#l/rl2 
{vee,s23) plp5lk4;* a/scdifftl/resla#l/rll 
{s8b,vcs,sl0b) elxr;* a/scdiff#l/~7 
... 
(s7b,vcs,s9b) elxr;* a/scdiff#l/q6 
(s3b,vcs,s4b) elxr;* a/scdiff#l/qS 
(s22,vcs,s23) elxr;* a/scdifftl/q4 
(slb,cky,s3b) elxr;* a/scdiff#l/qll 
(gnd,s24,sl8b) elxr;* a/scdiff#l/ql9 
(gnd,s6b,s8b) elxr;* a/scdiff#l/q21 
(s24,clxn,s25) elxr;* a/scdiff#l/al7 
• (s6b,s7b,slb) elxr;* a/scdifftl/ql6 
(gnd,s21,s7b) elxr;* a/scdifftl/ql8 
(gnd,s5b,s7b) elxr;* a/scdiff#l/q20 
(sSb,d:-c, s2b) elxr; * a/scdiff#l/ql3 
(s6b, d:-:n, s2b) el::-:.r; * a/scdifftl/ql4 
(s5b,s8b,slb) elxr;*_ a/scdiff#l/qlS 
(s2b,ckyn,s3b) elxr;* a/scdiff#l/qlO 
(s6b,clx,s22) elxr;* a/scdiff#l/q8 
(s21,clxn,s22) elxr;* a/scdiff#l/q9 
CAP/DIODE CARDS 
sl9b 0 capmod (8441.550, 
sl4b 0 capmod (4211.375, 
s20b 0 capmod (4676.425, 
slOb 0 capmod (7972.550, 
s9b 0 capmod (3945.000, 
s4b 0 capmod (4676.425, 
qy 0 capmod (2558.062, 
sl7b 0 capmod (14976.912, 
qx 0 capmod (5042.219, 




















- - -- - - --- ---------~ .,----~ 
• 
CilO slSb 0 capmod (17441.125, 293.125, 252.000) 
I Cill s16b 0 capmod (15645.645, 274.438, 262.000) 
CI12 sl2b 0 capmod (2752.800, 51.000, 55. 000) 
CI13 ckyn 0 capm.od (14575.175, 292.250, 296.500) 
CI14 cky 0 capmod (10720.925, 194.750, 197.000) 
CilS s18b 0 capmod (11635.787, 183.875, 178.000) 
CI16 s13b 0 capmod (2677.300, 53.500, 57.500) 
CI17 sllb 0 capmod (2431. 675, 53.500, 57.500) 
CI18 s8b 0 capmod (14112.461, 222.375, 218.500) 
CI19 s25 0 capmod (5550.138, 92.125, 83.000) 
'""I; CI20 s7b 0 .. capmod (13176.799, 236.000, 228.000) 
CI21 qxn 0 capmod (5038.625, 76.875, 57.000) 
CI22 clx 0 capmod. (13178.299, 236.000, 239.500) 
CI23 qyn 0 capmod (2558. 062, 39.375, 36.500) 
CI24 clxn 0 capmod (3032.925, 47.250, 41.000) 
CI25 s6b 0 capmod (16879.975, 290.125, 278.500) 
CI26 slb 0 capmod (4780.538, 85.125, 76.000) 
CI27 s3b 0 capmod (2336.050, 53.500, 57.500) 
CI28 s21 0 capmod (7025.487, 109.750, 95.000) 
CI29 s2b 0 capmod (4333.100, 77.000, 80.500) 
CI30 s22 0 capmod (2979.050, 63.500, 68.500) 
CI31 cL~n 0 capmod (1635.375, 26.250, 28.000) 
CI32 cL~ 0 capmod (1696.887, 27.125, 22.500) 
CK33 s24 0 capmod ( 11.3 4 9 . 4 9 9 , 181.875, 172.500) 
CK34 s26 0 capmod (3945.000, 35.000, 31.000) 
CK35 sSb 0 capmod (12913.574, 212.125, 191. 500) 




CS37 slSb 0 capmod (3087.644, 87.750, 61.500) 
CS38 cky 0 capmod (25901.023, 646.875, 431.500) 
CS39 sl8b 0 capmod (8202.481, 286.875, 191.500) 
CS40 s8b 0 capmod (17741.025, 615.000, 410.000) 
CS41 s25 0 capmod (4303.938, 183.750, 125.500) 
CS42 0 
. (21088.775, 598.500, 402.000) qxn capmoa 
CS43 clxn 0 capmod (26730.350, 870.750, 579.000) 
CS44 slb 0 capmod (1629.175, 59.250, 42.500) 
CS45 s2b 0 capmod (1595.725, 59.250, 42.500) 
CS46 cL~n 0 capmod (19110.762, 613.500, 408.000) 
CU4·7 q:~ 0 capmod (20967.074, ~98.500, 402.000) 
CU48 s24 0 capmod (4338.250, 84.000, · 59.000) 
CU49 s7b 0 capmod (15361.763, 469.500, 309.000) 
cuso s21 0 capmod (8813.888, 239.250, 161.000) 
CUSl s5b 0 capmod (4213.375, 69.750, 49.500) 
CW52 qy 0 capmod (21414.588, 597.000, 401.000) 
CW53 sl6b 0 capmod (7353.750, 153.750, 105.500) 
CW54 ckyn 0 capmod (24097. 201, 627.000, 422.000) 
cwss clx 0 capmod (19331.199, 595.500, 400.000) 
CW56 qyn 0 capmod (19845.525, 597.000, 401.000) 
CW57 s6b 0 capmod (3897. 925, 181.500, 124.000) 
(, .J 













Xl (s21,gnd) p2k4s;* flxaxd2#1/b/scdiff#l/res2dtl/r22 
X2 (s21, gnd) p2k4s;* flxaxd2tl/b/scdifftl/res2d#l/r21 


































































(s22,gnd) p2k4s;* flxaxd2tl/b/scdifftl/res2dtl/r19 
(s22,gnd) p2k4s;* flxaxd2tl/b/scdifftl/res2dtl/r18 
(s22,gnd) p2k4s;* flxaxd2tl/b/scdifftl/res2dtl/r17 
(vee,s25) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/r8 
(vee,s26) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/r6 
(vee,s25) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/r7 
(vee,s26) plp51k4;* flxa.~d2tl/b/scdifftl/reslatl/r5 
(vee,sl4) plp51k4;* flxaxd2tl/b/scdifftl/reslatl/r4 
(vee,s19) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/rl4 
(vee,sl9) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/rl5 
(vee,sl9) plp5lk4;* flxaxd2tl/b/scdifftl/reslatl/rl3 
(vee,sl3) plp51k4;* flxaxd2tl/b/scdiff#l/reslatl/r12 
(vee,·sl3) plp5lk4; * flxa:,td2tl/b/scdifftl/reslatl/rll 
(vee,sl4) plp51k4;* flxaxd2tl/b/scdifftl/reslatl/r3 
(s23,vcs,s25) elxr;* flxaxd2tl/b/scdifftl/q7 
(s24,vcs,s26) elxr;* flxaxd2tl/b/scdiff#l/q6 
(s17,vcs,s19) elxr;* flxaxd2#1/b/scdifftl/q5 
(sl2,vcs,sl3) elxr;* flxa.~d2tl/b/scdiff#l/q4 
(sll,vcs,s14) elxr;* flxaxd2tl/b/scdifftl/q3 
(sl6,ckyn,sl7) elxr;* flxaxd2tl/b/scdiff#l/qll 
(qx,qx,qy) elxr;* flxaxd2tl/b/scdifftl/ql2 
(gnd,s21,s23) elxr;* flxaxd2tl/b/scdiff#l/q19 
(gnd,s21,qx) elxr;* flxaxd2tl/b/scdifftl/q21 
(s22,s23,sl6) elxr;* flxaxd2tl/b/scdifftl/q17 
(s21,s24,sl6) elxr;* flxaxd2tl/b/scdiffil/ql6 
(gnd,s22,s24) elxr;* flxaxd2tl/b/scdiff#l/ql8 
(gnd,s22,qxn) elxr;* flxaxd2tl/b/scdiff#l/q20 
(s21,sll,sl5) elxr;* flxaxd2#1/b/scdiff#l/ql4 
(s22,sl2,sl5) elxr;* flxaxd2#1/b/scdiff#l/ql5 
(sl5,cky,sl7) elxr;* flxaxd2#1/b/scdiff#l/ql0 
(qxn,qxn,qyn) elxr;* flxaxd2#1/b/scdifftl/q8 
(slO,gnd) p2k4s;* flxaxd2#1/a/scdifftl/res2dtl/r22 
(slO,gnd) p2k4s;* flxaxd2#1/a/scdifftl/res2dtl/r21 
(slO,gnd) p2k4s;* flxaxd2#1/a/scdifftl/res2dtl/r20 
(s9,gnd) p2k4s;* flxaxd2tl/a/scdifftl/res2dtl/rl9 
(s9,gnd) p2k4s;* flxaxd2tl/a/scdifftl/res2dil/rl8 
(s9,gnd) p2k4s;* flxaxd2tl/a/scdifftl/res2dtl/rl7 
(vee,s8) plp5lk4;* flxaxd2tl/a/scdifftl/~slail/rl6 
(vee,s8) plp5lk4;* flxaxd2#1/a/scdifftl/resla#l/rl4 
(vee,s8) plp5lk4;* flxaxd2#1/a/scdifftl/resla#l/rl5 
(s6,vcs,s8) elxr;* flxaxd2tl/a/scdifftl/q7 
( s 3 , ck yn, s 6 ) el :tr; * f 1 ::ta.""td2 t 1 /a/ s cdi ff t l / q 6 
(sl,cky,s6) elxr;* flxaxd2tl/a/scdifftl/q5 
(s9,sl2,sl) elxr;* flxaxd2#1/a/scdifftl/ql9 
(gnd,sl0,sl2) elxr;* flxaxd2tl/a/scdifftl/q21 
(slO,sll,sl) elxr;* flxaxd2#1/a/scdifftl/ql8 
(gnd, s9, sll) el;{r; * fl:ta.""Cd2tl/a/scdifftl/q20 
(s9, cL""t, s3) elxr; * flxaxd2tl/a/scdifftl/cr14 
• 
(sl0,d:tn,s3) elxr;* flxa.""td2tl/a/scdifftl/ql5 
(s27,gnd) p2k4s;* clrst2ddtl/c/scdifftl/res2dtl/r22 
(s27,gnd) p2k4s;* clrst2ddtl/c/scdifftl/res2dtl/r21 
(vee,s29) plp5lk4;* clrst2ddtl/c/scdiff#l/reslail/rl6 
(vee,s29) plp51k4;* clrst2ddtl/c/scdifftl/reslatl/rl5 
(s28,vcs,s29) elxr;* clrst2ddtl/c/scdifftl/q6 
(gnd,s27,sll) elx~;* clrst2ddtl/c/scdifft\/q21 
(sl0,clxl,s28) elxr;~ clrst2ddtl/c/scdiff61/ql7 
(s27,clxln,s28) elxr;* clrst2ddtl/c/scdifftl/q16 
(s30,gnd) p2k4s;* clrst2ddtl/d/scdifftl/res2dtl/rl8 
(s30,gnd) p2.k.4s.: * clrst2cidtl/d/~cdif~~l/res2dtl/rl 7 
(vee,s32) plp5lk4;* clrst2ddtl/d/scdiffll/resiatl/rl2 
(vee, s32) plp5lk4; * clrst2dd~/d/scdiff.t.1/reslatl/rll 
(s31,vcs,s32) elxr~* clrst2ddtl/d/scdiffil/q4 
(gnd,s30,s24) elxr;* clrst2ddtl/d/scdifftl/ql8 
(s21,clx2,s31) elxr;* clrst2dd#l/d/scdifftl/ql3 
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/ 
• Xl68 (s30,clx2n,s31) elxr;* clrst2ddtl/d/scdifftl/ql4 
* 
* CAP/DIODE CARDS 
* 
* 
CEl s25 0 capmod (8090.050, 83.500, 79.500) 
•_!', CG2 s26 0 capmod (9158.238, 80.375, 69.500) f •.. CG3 . sl9 0 capmod (8238.750, 65.000, 47.000) ".,JC (1' 
~'.' CG4 s8 0 capmod (9481.300, 83.500, 65.500) ,. {,,_. 
'{ 
'·· CGS s29 0 capmod (3945.000, 35.000, 31.000) 
CI6 cl;!2n 0 capmod (1619.588, 23.625, 20. 50.0) 
CI7 s31 0 capmod (6289.650, 115.500, 119.500) 
CIS clx2 0 capmod (1372.088, 23.625, 20.500) 
CI9 qy 0 capmod (2558.062, 39.375, 36.500) 
CilO s24 0 capmod (16917.301, 303.500, 295.500) 
Cill s23 0 capmod (10901.438, 198.125, 195. 500) 
CI12 sl6 0 capmod (2280.300, 51.000, 55.000) 
CI13 s22 0 capmod (16109.467, 258.750, 244.000) 
CI14 sl7 0 capmod (2255.450, 51.500, 55.500) 
CilS slS 0 capmod (2235.300, 51.000, 55.000) 
CI16 sll 0 capmod (23602.641, 369.625, 367. 500) 
CI17 sl4 0 capmod (8053.050, 83.500, 79.500) 
CI18 qxn 0 capmod (5038.625, 76.875, 57.000) 
CI19 qyn 0 capmod (2558.062, 39.375, 36.500) 
CI20 s9 0 capmod (10502.437, 161.250, 141.500) 
CI21 s3 0 capmod (5343.163, 93.875, 80.500) 
CI22 ci:{n 0 capmod (2180.762, 35.875, 27.500) 
CI23 cL"C 0 capmod (2386.287, 37.625, 28.500) 
-i CI24 cl:-tl 0 capmod (1477.875, 26.250, 22.000) 
CI25 s28 0 capmod (6289.650, 115.500, 119.500) 
CI26 cl:-cln 0 capmod (1619.588, 23.625, 20.500) 
CK27 s30 0 capmod (6390.225, 104.500, 96. 500) 
CK28 s32 0 capmod (3945.000, 35.000, 31.000) 
CK29 s21 0 capmod (20681. 336, 340.188, 305. 000) 
CK30 qx 0 capmod (5038.625, 76.875, 57.000) 
CK31 / ckyn 0 capmod (11178.024, 211.750, 213.500) 
CK32 sl2 0 capmod (11136.075, 176.500, 166.000) 
CK33 cky 0 capmod (11254.275, 214.250, 216.000) 
CK34 s13 0 capmod (3945.000, 35.000, 31. 000) 
CK35 sl 0 apmod (10891.362, 174.125, 170.500) 
CK36 s6 0 \_ apmod (2930.700, 66.500, 70.500) 
CK37 slO 0 apmod (28878. 387, 462.750, 431.000) 
CK38 s27 0 pmod (8590.199, l41.500, 135. 500) 
* 
* 
CS39 clx2 0 capmod (19728.426, 588.750, 397.000) 
CS40 s21 0 capmod (6200.087, 129.750, 89.500) 
CS41 s24 0 capmod (3524.688, 176.250, 120.500) 
CS42 s23 0 capmod (1933.675, 72.000, 51.000) 
CS43 s3 0 capmod (4080.062, 189.000, 129.000) 
CS44 cl:~ln 0 capmod (22236. 574, 615.000, 414.500) 
CU45 qx 0 capmod (20484. 949, 598.500, 402.000) 
CU46 ck~[n 0 capmod (19449.387, 594.750, 401.000) 
CU47 s26 0 capmod (7643.650, 132.750, 91.500) 
CU48 sl2 0 capmod (10337.669, 339.000, 227.500) 
CU49 sll 0 capmod (15316.338, 464.250, 314.000) 
CU50 qxn 0 capmod (21019. 488, 598.500, 402.000) 
CU51 qyn 0 capmod (21669.824, 597.000, 401.000) 
CU52 s9 0 caprnod (l,5766.2.50, 328.500, 219.000) 
CU53 slO 0 capmod (5499.125, 88.500, 62.000) 
CU54 clxl 0 capmod J..?0716.275, 588.750, 397.000) 
CW55 clx2n 0 capmod (21741.762, 615.000, 414. 500) 
CW56 qy 0 capmod (22584. 676, 597.000, 401.000) 































































































(s21,gnd) p2k4s;* f2xaxd#l/b/scdifftl/res2dtl/r22 
(s21,gnd) p2k4s;* f2xaxd#l/b/scdifftl/res2dtl/r21 
(s21,gnd) p2k4s;* f2xaxdtl/b/scdiff#l/res2dtl/r20 
(s22,gnd) p2k4s;* £2xaxdtl7b/scdiff#l/res2d#l/r19 
(s22,gnd) p2k4s;* f2xaxdtl/b/scdiff#l/res2d#l/r18 
(s22,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/r17 
(vee,s25) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/r8 
(vee,s26) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/r6 
(vee,s25) plp51k4;* f2xaxdtl/b/scdiff#l/resla#l/r7 
(vee,s26) plp51k4;* f2xaxdtl/b/scdiff#l/resla#l/r5 
(vee,sl4) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r4 
(vee,sl9) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/rl4 
(vee,sl9) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/rl5 
(vee,sl9) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/rl3 
(vee,sl3) plp5lk4;* f2xa~d#l/b/scdiff#l/resla#l/rl2 
(vee,sl3) plp5lk4;* f2xaxd#l/b/scdiff#l/reslatl/rll 
(vee,sl4) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/r3 
(s23,vcs,s25) elxr;* f2xaxd#l/b/scdiff#l/q7 
(s24,vcs,s26) elxr;* f2xaxd#l/b/scdiff#l/q6 
(sl7,vcs,sl9) elxr;* f2xaxd#l/b/scdiff#l/q5 
(sl2,vcs,sl3) elxr;* f2xaxdtl/b/scditf#l/q4 
(sll,vcs,s14) elxr;* f2xaxd#l/b/scdiff#l/q3 
(s16,sl8,s17) elxr;* f2xaxd#l/b/scdiff#l/qll 
(gnd,s21,s23) elxr;* f2xaxd#l/b/scdiff#l/ql9 
(gnd, s21, q:-::) el:{r; * f2xaxd#l/b/scdiff#l/q21 
(s22,s23,sl6) elxr;* f2xaxdtl/b/scdiff#l/ql7 
(s21,s24,sl6) elxr;* f2xaxd#l/b/scdiff#l/ql6 
(gnd,s22,s24) elxr;* f2xaxd#l/b/scdiff#l/ql8 
(gnd,s22,qxn) elxr;* f2~axdtl/b/scdifftl/q20 
(s21,sll,sl5) elxr;* f2xaxdtl/b/scdifftl/ql4 
(s22,s12,sl5) elxr;* f2xaxd#l/b/scdiff#l/ql5 
(sl5,s5,sl7) elxr;* f2xaxd#l/b/scdiff#l/ql0 
(gnd,ckyn,sl8) elxr;* f2xaxdtl/b/scdiff#l/q9 
(slO,gnd) p2k4s;* f2xaxdtl/a/scdiff#l/res2d#l/r22 
(slO,gnd) p2k4s;* f2xaxdtl/a/scdifftl/res2d#l/r21 
(slO,gnd) p2k4s;* f2xaxdtl/a/scdiff#l/res2dtl/r20 
(s9,gnd) p2k4s;* f2xaxdtl/a/scdifftl/res2dtl/rl9 
(s9,gnd) p2k4s;* f2xaxd#l/a/scdifftl/res2dtl/rl8 
(s9,gnd) p2k4s;* f2xaxdtl/a/scdifftl/res2d#l/rl7 
(vee,s20) plp5lk4;* f2xaxdtl/a/scdiff#l/resla#l/r8 
(vee,$20) plp5lk4;* f2xaxd#l/a/scdiff#l/reslatl/r7 
(vee,s7) plp5lk4;* f2xaxd#l/a/scdiff#l/resla#l/r4 
(vee,s8) plp5lk4;* f2xaxdtl/a/scdiff#l/resla#l/rl6 
(vee,s8) plp5lk4;* f2xaxdtl/a/scdifftl/resla#l/rl4 
(vee,s8) plp5lk4;* f2xaxdtl/a/scdifftl/resla#l/rl5 
(vee,s7) plp5lk4;* f2xaxdil/a/scdiff#l/reslatl/r3 
(s6,vcs,s8) elxr;* f2xaxd#l/a.tscdiff#l/q7 
(s4,s18,s6) elxr;* f2xaxd#l/a/scdiff#l/q6 
(sl,s5,s6) elxr;* f2xaxd#l/a/scdifftl/q5 
(sl8,vcs,s20) elxr;* f2xaxd#l/a/scdiff#l/q2 
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X72 (s5,·..rcs,s7) elxr;* f2xaxdtl/a/scdiff#l/ql 
'I;' [;' X74 (gnd,cky,sS) el:tr; * f2xaxd#l/a/scdiff#l/ql2 
<.;,::. X75 (s9, sl2, sl) f2xaxdtl/a/scdiff#l/ql9 ~;' elxr;* 
ii 
:-r X76 (gnd;sl0,s12) elxr;* f2xaxd#l/a/scdifftl/q21 
{:'°' 
,.• X78 , .. (s10,dlxn,s2) elxr;* f2xaxd#l/a/scdifftl/ql6 
1,f 
~·-· X79 (slO, sll, sl) elxr;* f2xaxd#l / a/ s·cdifftl/ ql8 r 
xao (gnd,s9,sll) elxr;* f2xaxdtl/a/scdifftl/q20 
X81 (s9,dlx,s2) elxr;* f2xaxd#l/a/scdifftl/ql3 
X82 (s9,d0x,s3) elxr;* f2xaxdtl/a/scdifftl/ql4 
X83 (s10,d0xn,s3) elxr;* f2xaxd#l/a/scdiff#l/q15 
X84 ( s 3 , s O yn, s 4 ) elxr;* f2xaxd#l/a/scdiff#l/ql0 
X86 (s2,s0y,s4) elxr;* f2xaxd#l/a/scdifftl/a9 .. 
* 
* CAP/DIODE CARDS 
* 
* 
CEl s25. 0 capmod (8061.300, 83.500, 79.500) 
CG2 s26 0 capmod (9158.238, 80.375, 69.500) 
CG3 sl9 0 capmod (8238.750, 65.000, 47.000) 
~~4 
' ...... 1.3 s20 0 capmod (6157.250, 62.500, 58.500) 
CG5 s8 0 capmod (9578.301, 83.500, 65.500) 
CI6 s23 0 capmod (10641.938, 198.125, 195.500) 
CI7 sl6 0 capmod (2235.300, 51.000, 55.000) 
CI8 sl7 0 capmod (2255.450, 51.500, 55.500) 
CI9 sl5 0 capmod (2235.300, 51.000, 55.000) 
CilO sS 0 capmod (17919.574, 291.500, 297.000) 
CI11 sll 0 capmod (17814.137, 274.625, 268.500) 
CI12 ckyn 0 capmod (5640.275, 109.250, 111.000) 
CI13 qxn 0 capmod (2733.450, 41.500, 45.000) 
CI15 s9 0 capmod (13423.360, 212.875, 171.000) 
CI16 sl 0 capmod (11052.362, 174.125, 170.500) 
CI17 s6 0 capmod (3110.700, 66.500, 70.500) 
CI18 slO 0 capmod (22597.361, 365.375, 326.500) 
CI19 s4 0 capmod (4591.587, 88.625, 77.500) 
CI20 dlxn 0 capmod (8137.075, 165.250, 167.000) 
CI21 s2 0 capmod (5659. 650, 115.500, 119.500) 
CI22 s3 0 capmod (4556.325, 87.750, 77.000) 
CI23 dOxn 0 capmod (2180.762, 35.875, 27.500) 
CI24 sOyn 0 capmod (5317.875, 101.250, 103. 000) 
CI25 s7 0 capmod (6437.875, 62.500, 58. 500) 
CI26 dOx 0 capmod (2386.287, 37.625, 28.500) 
CI27 sOy 0 capmod (3065.675, 52.250, 54. 000) 
CI28 dl:-: 0 capmod (2022.475, 33.250, 35.000) 
CK29 qx 0 capmod (2733.450, 41.500, 45.000) 
CK30 s22 0 capmod (16063.467, 258.750, 244.000) 
CK31 s21 0 capmod (14302.650, 237.688, 202.500) 
CK32 sl8 0 capmod (13674.787, 252.938, 248.000) 
CK33 s24 0 capmod (10405.150, 175.500, 167.000) 
CK34 sl2 0 capmod (11067.075, 176.500, 166.000) 
CK35 sl3 0 capmod (3945.000, 35.000, 31.000) 
CK36 sl4 0 capmod (8024.300, 83.500, 79.500) 
* 
* 
CQ37 sl8 0 capmod (6076.600, 119.250, 82.500) 
CS38 s23 a capmod (1799.875, 72.000, 51.000) 
CS39 s21 0 capmod (6200.087, 129.750, 89. 500) 
CS40 s24 a capmod (3524.688, 176.250, 120.500) 
CS41 sl a capmod (6373.038, 231.750, 157.500) 
CS42 s4 0 capmod (2389.900, 111.000, 77.000) 
CS43 s3 0 capmod (1629.175, 59.250, 42.500) 
CS44 sOy 0 capmod ""'t-20442.100, 588.750, 397.000) 
CU45 s26 0 capmod (7643.650, 132.750, 91. 500) 
CU46 sl2 0 capmod (10337.669, 339.000, 227.500) 















































































.SUBCKT f2dchd (vbbx,vbby,vcs,dOx,dOxn,dlx,dlxn,sOy,sOyn,clxl, 
+ clxln,clx2,clx2n,cky, 















































(s21,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/r22 
(s21,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/r21 
(s21,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/r20 
(s22,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/r19 
(s22,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/rl8 
(s22,gnd) p2k4s;* f2xaxd#l/b/scdiff#l/res2d#l/rl7 
(vee,s25) plp5lk4;* f2xaxdtl/b/scdiff#l/resla#l/r8 
(vee,s26) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r6 
(vee,s25) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r7 
(vee,s26) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r5 
(vee,sl4) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r4 
(vee,sl9) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r14 
(vee,sl9) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/rl5 
(vee,sl9) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r13 
(vee,sl3) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r12 
(vee,sl3) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/rll 
(vee,sl4) plp5lk4;* f2xaxd#l/b/scdiff#l/resla#l/r3 
('s23, vcs, s25) elxr; * f2xa:{d#l/b/ scdiff#l/q7 
(s24,vcs,s26) elxr;* f2xaxd#l/b/scdiff#l/q6 
(sl7,vcs,sl9) elxr;* f2xaxd#l/b/scdiff#l/q5 
(sl2,vcs,sl3) elxr;* f2xaxd#l/b/scdiff#l/q4 
(sll,vcs,sl4) elxr;* f2xaxd#l/b/scdiff#l/q3 
(sl6,sl8,sl7) elxr;* f2xaxd#l/b/scdiff#l/qll 
(qx,qx,qy) elxr;* f2xaxd#l/b/scdiff#l/q12 
(gnd,s21,s23) elxr;* f2xaxd#l/b/scdiff#l/q19 
(gnd,s21,qx) elxr;* f2xaxd#l/b/scdiffil/q21 
(s22,s23,sl6) elxr;* f2xaxd#l/b/scdiffil/ql7 
(s21,s24,sl6) elxr;* f2xaxdll/b/scdiff#l/q16 
(gnd,s22,s24) elxr;* f2xaxd#l/b/scdiff#l/q18 
(gnd,s22,qxn) elxr;* f2xaxd#l/b/scdiff#l/q20 
(s21,sll,sl5) elxr;* f2xaxd#l/b/scdifftl/ql4 
(s22,sl2,sl5) elxr;* f2xaxd#l/b/scdiff#l/ql5 
(s15,s5,sl7) elxr;* f2xaxd#l/b/scdifftl/q10 
(qxn,qxn,qyn) elxr;* f2xaxd#l/b/scdifftl/q8 
(gnd,ckyn,sl8) elxr;* f2xaxd#l/b/scdiff#l/q9 
(slO,gnd) p2k4s;* f2xaxd#l/a/scdiff#l/res2d#l/r22 
(slO,gnd) p2k4s;* f2xaxd#l/a/scdiff#l/res2d#l/r21 
(slO,gnd) p2k4s;* f2xaxd#l/a.Lscdifftl/res2d#l/r20 
(s9,gnd) p2k4s;* f2xaxd#l/a/scdiff#l/res2d#l/rl9 
(s9,gnd) p2k4s;* f2xaxd#l/a/scdifftl/res2d#l/rl8 






















































(vee,s20) plp5lk4;* f2xaxd#l/a/scdiff#l/reslail/r8 
(vee,s20) plp5lk4;* f2xaxd#l/a/scdiff#l/resla#l/r7 
(vee,s7) plp5lk4;* f2xaxd#l/a/scdiff#l/resla#l/r4 
(vee,s8) plp5lk4;* f2xaxd#l/a/scdiff#l/resla#l/rl6 
(vee,s8) plp5lk4;* f2xaxdtl/a/scdiff#l/reslatl/rl4 
(vee,s8) plp5lk4;* f2xaxd#i/a/scdiff#l/resla#l/rl5 
(vee,s7) plp5lk4;* f2xaxd#l/a/scdiff#l/reslatl/r3 
(s6,vcs,s8) elxr;* f2xaxd#l/a/scdiff#l/q7 
(s4,sl8,s6) elxr;* f2xaxdtl/a/scdiff#l/q6 
(sl,s5,s6) elxr;* f2xaxd#l/a/scdiff#l/q5 
(s18,vcs,s20) elxr;* f2xaxdtl/a/scdifftl/q2 
(s5,vcs,s7) elxr;* f2xaxd#l/a/scdiff#l/ql 
(gnd,cky,sS) elxr;* f2xaxd#l/a/scdiff#l/ql2 
(s9,sl2,sl) elxr;* f2xaxd#l/a/scdiff#l/q19 
(gnd,s10,s12) elxr;* f2xaxd#l/a/scdiff#l/q21 
(sl0,dlxn,s2) elxr;* f2xaxd#l/a/scdiff#l/q16 
(slO,sll,sl) elxr;* f2xaxd#l/a/scdiff#l/ql8 
(gnd,s9,sll) elxr;* f2xaxd#l/a/scdiff#l/q20 
(s9,dlx,s2) elxr;* f2xaxd#l/a/scdiff#l/ql3 
(s9,d0x,s3) elxr;* f2xaxd#l/a/scdiff#l/ql4 
(slO, dO:<:n, s3) el.:~r; * f2xa.:-:d#l/a/scdiff#l/ql5 
(s3,s0yn,s4) elxr;* f2xaxd#l/a/scdiff#l/ql0 
(s2,s0y,s4) elxr;* f2xaxd#l/a/scdiff#l/q9 
(s27,gnd) p2k4s;* clrst2dd#l/c/scdiff#l/res2d#l/r22 
(s27,gnd) p2k4s;* clrst2dd#l/c/scdiff#l/res2d#l/r21 
(vee,s29) plp5lk4;* clrst2dd#l/c/scdiff#l/resla#l/r16 
(vee,s29) plp5lk4;* clrst2dd#l/c/scdiff#l/resla#l/rl5 
(s28, vcs, s29) el.:-:r; * clrst2dd#l/c/scdiff#l/q6 
(gnd,s27,sll) elxr;* clrst2dd#l/c/scdiff#l/q21 
(sl0,clxl,s28) elxr;* clrst2dd#l/c/scdiff#l/ql7 
(s27,clxln,s28) elxr;* clrst2dd#l/c/scdiff#l/ql6 
(s30,gnd) p2k4s;* clrst2dd#l/d/scdiff#l/res2d#l/rl8 
(s30,gnd) p2k4s;* clrst2dd#l/d/scdiff#l/res2d#l/rl7 
(vee,s32) plp5lk4;* clrst2dd#l/d/scdiff#l/resla#l/rl2 
/ 
(vee, s32) plp5lk4; * clrst2dd#17-cf/scdiff#l/resla#l/rll 
(s31,vcs,s32) elxr;* clrst2dd#l/d/scdiff#l/q4 
(gnd,s30,s24) elxr;* clrst2dd#l/d/scdiff#l/ql8 
(s21,clx2,s31) elxr;* clrst2dd#l/d/scdiff#l/q13 
(s30,clx2n,s31) elxr;* clrst2dd#l/d/scdiff#l/ql4 



























































































































































~-· . •.. 
·, 
i' ,. CI22 ckyn 0 capmod (5820.275, 109.250, 111.000) tl_'· 
CI24 qyn 0 capmod (2558.062, 39.375, 36.500) 
1; i 
~ 
,· CI25 qxn 0 capmod (5038.625, 76.875, 57.000) 
CI26 s22 0 capmod (16109.467, 258.750, 244.000) 
CI27 s24 0 capmod (16917.301, 303.500, 295.500) 
CI28 s23 0 capmod (10901.438, 198.125, 195 .. 500) 
CI29 qy 0 capmod (2558.062, 39.375, 36.500) 
CI30 clx2 0 capmod (1372.088, 23.625, 20.500) 
CI31 clx2n 0 capmod (1619.588, 23.625, 20.500) 
CI32 s28 0 capmod (6364.650, 115.500, 119.500) 
CI33 s7 0 capmod (6437.875, 62.500, 58.500) 
CI34 s2 0 capmod (5659.650, 115.500, 119.500) 
CI35 s6 0 capmod (3110.700, 66.500, 70.500) 
CI36 sl4 0 capmod (8053.050, 83.500, 79.500) 
CI37 sl5 0 capmod (2235.300, 51.000, 55.000) 
CI38 sl7 0 capmod (2255.450, 51.500, 55.500) 
CI39 sl6 0 capmod (2280.300, 51.000, 55.000) 
CI40 s31 u 0 capmod (6289.650, 115.500, 119.500) 
CK41 sl8 0 capmod (13854.787, 252.938, 248.000) 
CK42 sl2 0 capmod (11136.075, 176.500, 166.000) 
CK43 s21 0 capmod (20681.336, 340.188, 305.000) 
,, 
CK44 qx 0 capmod (5038.625, 76.875, 57.000) 
CK45 s27 0 capmod ( 8590 .199, 141.500, 135.500) 
CK46 sl3 0 capmod (3945.000, 35.000, 31.000) 
CK47 s30 0 capmod (6390.225, 104.500, 96.500) 
CK48 s32 0 capmod (3945.000, 35.000, 31.000) 
* 
* 
CQ49 sl8 0 capmod (6076.600, 119.250, 82.500) 
CS50 clxln 0 capmod (22236.574, 615 ._ooo, 414.500) 
CS51 dlxn 0 capmod (17951.082, 588.750, 397.000) 
CS52 s4 0 capmod (2389.900, 111.000, 77.000) 
CS53 s3 0 capmod (1629.175, 59.250, 42.500) 
CS54 s21 0 capmod (6200.087, 129.750, 89.500) 
csss s24 0 capmod (3524.688, 176.250, 120.500) 
CS56 s23 0 capmod (1933.675, 72.000, 51.000) 
CS57 clx2 o capmod (19728.426, 588.750, 397.000) 
cuss slO o capmod (5637.875, 91.500, 64.000) 
CU59 clxl 0 capmod (20716.275, 588.750, 397.000) 
CU60 sOy 0 capmod (20738.100, 588.750, 397.000) 
CU61 dOxn 0 capmod (24273.963, 622.500, 419.500) 
CU62 s9 0 capmod (15766.250, 328.500, 219.000) 
CU63 s5 0 capmod (5240.025, 98.250, 68.500) 
CU64 sll 0 capmod (15773.487, 464.250, 314.000) 
CU65 ckyn 0 capmod (20404.699, 594.750, 401.000) 
CU66 qyn 0 capmod (21803.625, 597.000, 401.000) 
CU67 qxn 0 capmod (21153.287, 598.500, 402.000) 
CU68 sl2 0 capmod (10337.669, 339.000, 227.500) 
CU69 s26 0 capmod (7643.650, ,132. 750, 91. 500) 
CU70 qx 0 capmod (20484.949, 598.500, 402.000) 
CW71 dlx 0 capmod (18091.100, 588.750, 397.000) 
CW72 sOyn 0 capmod (20065.650, 588.750, 397.000) 
~ CW73 dOx 0 
capmod (22348.574, 588.750, 397.000) 
CW74 sl 0 capmod (6909.788, 231.750, 157.500) 
CW76 s22 0 capmod (10452.500, 216.750, 146.000) 
CW77 qy 0 capmod (22584. 676, 597.000, 401.000) 




.SUBCKT f3dahd ("Jbb:,.:, vbby, vcs, d.:-c, dxn, ey ,eyn: qx, qxn) 
* 




. •.•'.7 .. -' I •• , -, '~ • 
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(sSa,gnd) p2k4s;* a/scdiff#l/res2d#l/r22 
(sSa,gnd) p2k4s;* a/scdifftl/res2dtl/r21 
(s6a,gnd) p2k4s;* a/scdifftl/res2dtl/rl8 
(s6a,gnd) p2k4s;* a/scdiff#l/res2dtl/rl7 
(vee,s9a) plp51k4;* a/scdiff#l/resla#l/r8 
(vee,s9a) plp51k4;* a/scdiff#l/reslatl/r7 
(vee,s4a) plp51k4;* a/scdifftl/reslatl/rl6 
(vee,slOa) plp51k4;* a/scdiff#l/resla#l/r14 
(vee,s4a) plp51k4;* a/scdiff#l/reslatl/rlS 
(vee,slOa) plp5lk4;* a/scdiff#l/resla#l/r13 
(s7a,vcs,s9a) elxr;* a/scdiff#l/q7 
(s3a,vcs,s4a) elxr;* a/scdiff#l/q6 
(s8a,vcs,s10a) elxr;* a/scdiff#l/qS 
(sla,eyn,s3a) elxr;* a/scdiff#l/qll 
(gnd, s5a, s7a) elxr; * a/ scdiff#l / ql 9 
(gnd,s5a,qx) elxr;* a/scdiff#l/q21 
(s6a,s7a,sla) elxr;* a/scdifftl/ql6 
(gnd,s6a,s8a) elxr;* a/scdiff#'l/ql8 
(gnd,s6a,qxn) elxr;* a/scdiff#l/q20 
(s6a,dx,s2a) elxr;* a/scdiff#l/q13 
(s5a,dxn,s2a) elxr;* a/scdiff#l/ql4 
(s5a,s8a,sla) elxr;* a/scdiff#l/qlS 
(s2a,ey,s3a) elxr;* a/scdiff#l/qlO 






































































































































.SUBCKT f4dahd (vbbx,vbby,vcs-,dOx,dOxn,dlx,dlxn, 


































































































(sll,gnd) p2k4s;* b/scdiff#l/res2d#l/r22 
(sll,gnd) p2k4s;* b/scdiff#l/res2d#l/r21 
(s12,gnd) p2k4s;* b/scdiff#l/res2d#l/r18 
(sl2,gnd) p2k4s;* b/scdifftl/res2d#l/r17 
(vee,s8) plp51k4;* b/scdifftl/resla#l/r4 
(vee,slS) plp51k4;* b/scdiff#l/reslatl/r16 
(vee,s15) plp51k4;* b/scdiff#l/reslatl/rl5 
(vee,s16) plp51k4;* b/scd1ff#l/reslatl/r12 
(vee,s16) plp51k4;* b/scdiff#l/resla#l/rll 
(vee,s8) plp51k4;* b/scdiff#l/resla#l/r3 
(s13,vcs,sl5) elxr;* b/scdiff#l/q6 
(s14,vcs,sl6) elxr;* b/scdiff#l/q4 
(s5,vcs,s8) elxr;* b/scdiff#l/q3 
(gnd,sll,s13) elxr;* b/scdiff#l/q19 
(gnd,sll,qx) elxr;* b/scdiff#l/q21 
(gnd,s12,sl4) elxr;* b/scdiff#l/q18 
(gnd,s12,qxn) elxr;* b/scdiff#l/q20 
(sll,s14,sl) elxr;* b/scdiff#l/q14 
(sl2,s13,sl) elxr;* b/scdiff#l/ql5 
(gnd,eyn,s5) elxr;* b/scdiff#l/q8 
(sl,s5,s6) elxr;* b/scdiff#l/q9 
(vee,s9) plp5lk4;* a/scdiff#l/resla#l/r8 
(vee,s9) plp51k4;* a/scdiff#l/resla#l/r7 
(vee,slO) plp5lk4;* a/scdiff#l/resla#l/r16 
(vee,slO) plp5lk4;* a/scdiff#l/resla#l/rlS 
( s 6 , v cs , s 9 ) e 1 :-tr ; * a/ s cdi ff# 1 / q 7 
(s7, vcs, slO) elxr; * a/scdiff#l/q6 
(gnd,ey,s7) elxr;* a/scdiff#l/qll 
(s4,s7,s6) el:tr;* a/scdiff#l/ql2 
(sll,d0xn,s3) elxr;* a/scdiff#l/q17 
(sl2,d0x,s3) elxr;* a/scdiff#l/ql6 
(sll,dlxn,s2) elxr;* a/scdiff#l/ql4 
(s12,dlx,s2) elxr;* a/scdiff#l/q15 
(s3,s0yn,s4) elxr;* a/scdiff#l/qlO 
(s2,s0y,s4) elxr;* a/scdiff#l/q9 






































































































































































































































































.SUBCKT f5dahd (vbbx,vbby,vcs,dx,dxn,ey,eyn,cky,ckyn:qx,qxn) 
.GLOBAL vee,gnd 
* SUBCIRCUIT CALLS 
* 
Xl (slSb,gnd) p2k4s;* c/scdiff#l/res2dtl/r22 
X2 (slSb,gnd) p2k4s;* c/scdiff#l/res2dtl/r21 
XS (sl6b,gnd) p2k4s;* c/scdiff#l/res2d#l/rl8 
X6 (s16b,gnd) p2k4s;* c/scdiff#l/res2d#l/rl7 
Xll (vee,sl9b) plp5lk4;* c/scdiff#l/reslatl/r8 
Xl3 (vee,sl9b) plp5lk4;* c/scdiff#l/reslatl/r7 
Xl6 (·vee,sl4b) plp51k4;* c/scdiff#l/reslatl/rl6 
Xl7 (vee,s20b) plp5lk4;* c/scdiff#l/resla#l/r14 
Xl8 (vee,sl4b) plp5lk4;* c/scdiff#l/reslatl/rlS 
Xl9 (vee,s20b) plp51k4;* c/scdiff#l/reslatl/rl3 
X23 (s17b,vcs,s19b) elxr;* c/scdiff#l/q7 
X24 (sl3b,vcs,sl4b) elxr;* c/scdifftl/q6 
X25 (sl8b,vcs,s20b) elxr;* c/scdifftl/qS 
X30 (sl2b,ckyn,sl3b) elxr;* c/scdiff#l/qll 
X32 (gnd,sl5b,sl7b) elxr;* c/scdiff#l/ql9 
X33 (gnd,slSb,qx) elxr;* c/scdiff#l/q21 
X34 (sl6b,sl7b,sl2b) elxr;* c/scdiff#l/ql7 
X35 (sl5b,sl8b,sl2b) elxr;* c/scdiff#l/ql6 
X36 (gnd,sl6b,sl8b) elxr;* c/scdifftl/ql8 
X37 (gnd,sl6b,qxn) elxr;* c/scdiff#l/q20 
X39 (sl5b,s7b,sllb) elxr;* c/scdifftl/ql4 
X40 (sl6b,s8b,sllb) elxr;* c/scdiff#l/qlS 
X41 (sllb,cky,sl3b) elxr;* c/scdifftl/qlO 
X44 (s6b,gnd) p2k4s;* b/scdiff#l/res2d#l/r22 
X45 (s6b,gnd) p2k4s;* b/scdiff#l/res2dtl/r21 
X48 (sSb,gnd) p2k4s;* b/scdifftl/res2d#l/r18 
X49 (sSb,gnd) p2k4s;* ~/scdiff#l/res2d#l/rl7 
X54 (vee,slOb) plp51k4;* b/scdiff#l/reslatl/r8 
X56 (vee,slOb) plp51k4;* b/scdiff#l/resla#l/r7 
X59 (vee,s9b) plp51k4;* b/scdiff#l/reslatl/rl6 
X60 (vee,s4b) plp51k4;* b/scdiff#l/resla#l/r14 
X61 (vee,s9b) plp51k4;* b/scdifftl/resla#l/rl5 
X62 (vee,s4b) plp5lk4;* b/scdifftl/reslatl/rl3 
X66 (s8b,vcs,sl0b) elxr;* b/scdifftl/q7 
X67 (s7b,vcs,s9b) elxr;* b/scdif-Pltl/q6 
X68 (s3b,vcs,s4b) elxr;* b/scdiff#l/q5 
X73 (slb,cky,s3b) elxr;* b/scdiff#l/qll 


















X78 (s6b,s7b,slb) elxr;* b/scdiff#l/q16 
xao (gnd,s5b,s7b) elxr;* b/scdifftl/q20 
X81 (sSb, s7a, s2b) elxr;* b/scdifftl/q13 
X82 (s6b,s8a,s2b) elxr;* b/scdiff#l/q14 
X83 (s5b,s8b,slb) elxr;* b/scdiff#l/q15 
X84 (s2b,ckyn,s3b) elxr;* b/scdiff#l/qlO 
X87 (sSa, gnd) p2k4s;* a/scdifftl/res2dtl/r22 
X88 (sSa, gnd) p2k4s;* a/scdiff#l/res2d#l/r21 
X91 (s6a, gnd) p2k4s;* a/scdifftl/res2dtl/rl8 
X92 (s6a, gnd) p2k4s;* a/scdifftl/res2dtl/rl7 
X97 (vee, s9a) plp5lk4;* a/scdifftl/resla#l/r8 
X99 (vee, s9a) plp51k4;* a/scdiff#l/re~la#l/~7 
Xl02 (vee,s4a) plp51k4;* a/scdiff#l/resla#l/r16 
Xl03 (vee, slOa) · plp51k4;* a/scdiff#l/resla#l/r14 
Xl04 (vee,s4a) plp5lk4;* a/scdiff#l/resla#l/rlS 
XlOS (vee,slOa) plp51k4;* a/scdifftl/resla#l/r13 
,, 
'r 
.. Xl09 (s7a, vcs, s9a) elxr;* a/scdiff#l/q7 
XllO (s3a,vcs,s4a) elxr;* a/scdifftl/q6 
Xlll {s8a,vcs,s10a) elxr;* a/scdiff#l/qS 
Xll6 (sla,eyn,s3a) elxr;* a/scdifftl/qll 
X118 {gnd,s5a,s7a) elxr;* a/scdiff#l/ql9 
X121 {s6a, s7a, sla) elxr;* a/scdifftl/ql6 
Xl22 {gnd,s6a,s8a) elxr;* a/scdiff#l/ql8 
X124 {s6a, dx, s2a) elxr;* a/scdifftl/ql3 
X125 {sSa, d~:n, s2a) elxr;* a/scdiff#l/ql4 
X126 {s5a,s8a,sla) elxr;* a/scdiff#l/ql5 
X127 (s2a, ey, s3a) elxr;* a/scdiff#l/qlO 
* 
* CAP/DIODE CARDS 
* 
* 
CGl sl9b 0 capmod (8412.800, 83.500, 79.500) 
CG2 .s14b 0 capmod (4211.375, 35.000, 31. 000) 
CG3 s20b 0 capmod (4676.425, 41.000, 37.000) 
CG4 slOb 0 capmod (7943.800, 83.500, 79.500) 
CG5 s9b 0 capmod (3945.000, 35. o·oo, 31. 000) 
CG6 s4b ~ 0 capmod (4676.425, 41.000, 37.000) 
CG7 s9a 0 capmod (8276.800, 83.500, 79.500) 
CG8 s4a 0 capmod (4495.475, 37.000, 33.000) 
CG9 slOa 0 capmod (4340.012, 36.500, 32. 500) 
CilO q::~ 0 caprnod (2734.887, 41.500, 45.000) 
Cill sl7b 0 capmod (14115.662, 229.500, 233.500) 
CI12 ckyn 0 capmod (13532.676, 292.250, 296.500) 
CI13 sl2b 0 capmod (2707.800, 51.000, 55.000) 
CI14 cky 0 capm9d (9655.925, 194.750, 197.000) 4 
CI15 sl3b 0 capmbd (2677.300, 53.500, 57.500) 
CI16 sllb 0 capmod (2431.675, :3.500, 57.500) 
CI17 s8b 0 capmod (13796.212, 222.375, 218. 500) 
CI18 q:-tn 0 capmod (2733.450, 41.500, 45.000) 
CI19 slb 0 capmod (4780.538, 85.125, 76.000) 
CI20 s3b 0 capmod (2336.050, 53.500, 57.500) 
CI21 sSb 0 capmod (12759.763, 212.125, 191. 500) 
CI22 s2b 0 capmod (4078.100, 77.000, 80. 500) 
CI23 s7a 0 capmod (8102.825, 139.625, 128.000) 
CI24 s5a 0 capmod (9559.012, 1.61.500, 158. 500) . . 
CI25 sla 0 capmod (4780.200, 84.000, 87. 500) 
CI26 ey 0 capmod (3224.975, 58.250, 60.000) 
·"" 
, ~ CI27 s3a 0 capmod (2275. 150, 50.500, 55. 500) 
CI28 eyn 0 capmod (1503.337, 23.625, 20. 500) 
CI29 s2a 0 capmod (4827.888, 84.625, 81. 000) 
CI30 d:-tn 0 capmod .+1503. 3,37·, 23.625, 20.500) 
CI31 d:-t 0 capmod (1372.088, 23.625, 20. 500) 
CK32 sl;•5b 0 capmod (16161.275, 263.625, 222.500) 
CK33 s16b 0 capmod. (15485.645, 274.438, 262. 000) 
127 
• CK34 s18b 0 capmod (9397.963, 149.875, 142.000) 
'.': CK35 s7b 0 capmod (11142.925, 214.750, 
205.000) 
"i, 
:t> CK36 s6b 0 capmod (12819.750, 215.000, 211. 000) ,, 
.,,. 
C' 
~ '· . CK37 s8a 0 capmod (13995.561, 229.375, 231.000) 'r. 
lfc' 
~' f: CK38 s6a 0 capmod (15244.012, 284.000, 278. 500) 
* 
u * 
CS39 slSb 0 capmod (3087. 644, 87.750, 61.500) 
CS40 cky 0 capmod (25901.023, 646.875, 431. 500) 
CS41 s18b 0 capmod (8202.481, 286.875, 191.500) 
CS42 s8b 0 capmod (17385.225, 615.000, 410. 000) 
.... CS43 slb 0 capmod (1495.375, 59.250, 42.500) 
CS44 s2b 0 capmod (1461.925, 59.250, 42.500) 
CS45 s8a 0 capmod (9997.500, 406.875, 269.500) 
CS46 sla 0 capmod (1562.650, 57.000, 41.000) 
CS47 s2a 0 capmod (1434.550, 56.250, 40. 500) 
CS48 d."t 0 capmod (21442.475, 611.250, 412.000) 
I w,_. __ -·n 
CU49 s7b 0 capmod (12008.963, 405.750, 268. 000) 
CU50 s5b 0 capmod (4213.375, 69.750, 49.500) 
CU51 ey 0 capmod (21593.000, 597.750, 401.000) 
CU52 s6a 0 capmod (3422.500, 60.000, 43.000) 
CW53 qx 0 capmod (21743.162, 597.000, 401.000) 
CW54 ckyn 0 capmod (24097.201, 627.000, 422.000) 
CW55 s16b 0 capmod (6993.000, 153.750, 105.500) 
CW56 qxn 0 capmod (19240.500, 597.000, 401.000) 
Cil57 s7a 0 capmod (7141.600, 289.500, 194.500) 
cws8 eyn 0 capmod (23765.350, 594.375, 399.500) 











Xl ( s2, gnd) p2k4s;* a/scdiffil/res2dil/r22 
X2 ( s2, gnd) p2k4s;* a/scdiffil/ies2d#l/r21 
XS ( s3, gnd) p2k4s;* a/scdiffil/res2dil/rl8 
X6 ( s3, gnd) p2k4s;* a/scdiffil/res2d#l/rl7 
Xl7 (vee, s4) plp5lk4;* a/scdifftl/resla#l/r14 
X19 (vee, s4) plp5lk4;* a/scdifftl/reslatl/rl3 
X25 (sl,vcs,s4) elxr;* a/scdifftl/qS 
X33 (gnd,s2,ox) elxr; *. a/scdifftl/q21 
X35 (s2, i;~n, sl) elxr;* a/scdifftl/ql6 
X37 (gnd, s3, oxn) elxr;* a/scdifftl/q20 






CAl sl 0 capmod (6065.150, 150.500, 154. 500) 
CG2 s4 0 capmod (4335.350, 37.000, 33.000) 
CI3 . 0 capmod (1372.088, 23.625, 20.500) .1.xn 
CI4 , 1.X 0 capmod (1372.088, 23.625, 20.500) 
CI5 oxn 0 capmod (2733.450, 41.500, 45.000) 
CK6 OX 0 capinod (2733.450, 41.500, 45.000) 
CK7 s2 0 capmod ( 8391. 550,, 143.500, 137.500) 
CK8 s3 0 capmod (8391.550, 143.500, 137. 500) 
* -
* 
CS9 . 0 capmod (8879.275, 232.500, 159.500) .l.X 


















.SUBCKT xlmn (vbbx,vbby,vcs,ixp,ixn:on) 
.GLOBAL vee,gnd 
* 











(s3,gnd) p0p35kl2;* a/res4btl/r18 
.. ( s3, gnd) p0p35kl2; * a/ res4b#l / rl 7 
(s2a,vee) p0p09k24;* a/res3b#l/r19 
(s2a,s2) p0p09k24;* a/res3btl/r20 
(sl,vcs,s2) e8xr;* a/q18 
(gnd,ixp,sl) e13xr;* a/q17 
(s3,ixn,sl) el3xr;* a/q16 
(gnd,s3,on) e53x;* a/qlS 


























































.SUBCKT xbmb (vbbx,vbby,vcs,ixp,ixn:on,oi) 

























(s3,gnd) p0p35kl2;* b/res4b#l/rl8 
(s3,gnd) p0p35kl2;* b/res4b#l/r17 
(s3,gnd) p2k4s;* b/eclin#l/res2db#l/r16 
(s3,gnd) p2k4s;* b/eclintl/res2db#l/rl5 
(s3,gnd) · p2k4s; * b/eclin#l/res2db#l/rl4 
(s3,gnd) p2k4s;* b/eclin#l/res2db#l/rl3 
(vee,s6a) plp5lk4;* b/eclin#l/reslb#l/r4 
(s6a,s6) plp5lk4;* b/eclin#l/reslb#l/rlO 
(s6a,s6) plp5lk4;* b/eclin#l/reslb#l/r9 
(vee,s6a) plp5lk4;* b/eclin#l/reslb#l/r3 
(gnd,ixn,s6) el3xr;* b/q17 
(s3,s6,sl) el3xr;_* b/ql6 
(gnd,s3,on) e53x;* b/ql5 
(s4,gnd) p0p35kl2;* a/res4b#l/r18 
(s4,gnd) p0p35k12;* a/res4b#l/rl7 
(vee,s2.) p0p09k24;* a/res3b#l/r19 
(vee, s2) p0p09k24; * a/res3b#l-+r20 
(s4,gnd) p2k4s;* a/eclin#l/res2db#l/rl6 
(s4,gnd) p2k4s;* a/eclin#l/res2db#l/r15 

































X66 (s4, gnd) p2k4s;* a/eclin#l/res2dbtl/rl3 
X73 (vee, sSa) plp5lk4;* a/eclin#l/reslb#l/r4 
X76 (s5a,s5) plp5lk4;* a/eclin#l/reslbtl/rlO 
X77 (sSa,sS) plp51k4;* a/eclintl/reslbtl/r9 
. .,. 
'( 
X78 (vee, sSa) plp5lk4;* a/eclintl/reslb#l/r3 
~- .·, X93 (sl,vcs,s2) e8xr;* a/q18 
X94 (gnd,ixp,sS) el3xr; * a/ql 7 r 
X95 (s4,s5,sl) el3xr;* a/ql6 
X98 (gnd,s4,oi) e53x;* a/qlS 
* 
* CAP/DIODE CARDS 
* 
* 
CEl sSa 0 capmod (13372.500, 100.000, 40.000) 
CG2 sS· 0 capmod (14252.562, 172.500, 130.000) 
CG3 s2 0 capmod (25045.977, 277.000, 146.500) 
CG4 s6a 0 capmod (13372.500, 100.000, 40.000) 
CIS s6 0 capmod (14252.563, 172.500, 130.000) 
CI6 . 0 capmod (4006.275, 63.000, 43.000) l.Xp \ CI7 1:-:n 0 ' capmod (4006.275, 63.000, 43.000) 
CK8 s4 0 capmod 
ii, (35332. 883, 596.375, 391.500) 
CK9 Ol. 0 capmod (137363. 266, 2385.875, 387.750) 
CKlO on 0 capmod (137363. 266, 2385.875, 387.750) 
CKll s3 0 capmod (35332. 883, 596.375, 391.500) 
CK12 sl 0 capmod (22032. 549, 378.500, 188.250) • 
* 
* 
CQ13 sS 0 capmod (20614. 600, 477.000, 282.000) 
CS14 O.l. 0 capmod (16235.300, 451.750, 152.000) 
CS15 on 0 capmod ( 16235. 300, 451.750, 152.000) 
CU16 s4 0 capmod (150?6. 625, 310.500, 200.000) 
CU17 l.XO 0 capmod (9156.700, 255.750, 175.000) 
CW18 s6 0 capmod (20614. 598, 477.000, 282.000) 
CW19 . 0 capmod (9788.150, 255.750, 175.000) .i.xp 
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